JDLGLMEP@155.520MHZ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> JDLGLMEP@155.520MHZ

JDLGLMEP@155.520MHZ: DescriptionPECL Output Clock Oscillator, 15MHz Min, 170MHz Max, 155.52MHz Nom, HERMETIC SEALDED, CERAMIC PACKAGE-6; CategoryPassive components oscillator; File Size132KB，8 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

JDLGLMEP@155.520MHZ Overview

PECL Output Clock Oscillator, 15MHz Min, 170MHz Max, 155.52MHz Nom, HERMETIC SEALDED, CERAMIC PACKAGE-6

JDLGLMEP@155.520MHZ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vectron International, Inc.
package instruction	SMDIP6,.35
Reach Compliance Code	compliant
Other features	TAPE AND REEL; ENABLE/DISABLE FUNCTION
Maximum control voltage	3.3 V
Minimum control voltage	0.3 V
maximum descent time	1 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	50 ppm
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	J
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	170 MHz
Minimum operating frequency	15 MHz
Nominal operating frequency	155.52 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	PECL
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	SMDIP6,.35
physical size	13.97mm x 8.89mm x 4.49mm
power supply	3.3 V
Certification status	Not Qualified
longest rise time	1 ns
Maximum slew rate	65 mA
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	45/55 %
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

Product Data Sheet

J-Type

Voltage Controlled Crystal Oscillator

Features

• Output Frequencies from 1.024 MHz to 170.000 MHz

• +3.3 or +5.0 volt options

• Small 14mm x 9mm J-type Package

• CMOS or PECL Outputs

• Low phase noise and custom options

• 0/70° C or –40/85° C operating temperature

• Tri-State output (CMOS) Enable/Disable (PECL)

Applications

• Clock Smoothing

• Frequency Translation

• SONET, SDH, ATM, DSLAM, ADM

Description

The J-type voltage controlled crystal oscillator incorpo-

rates VI’s advanced VCXO performance capabilities

while adhering to a package footprint compatible with

the industry-common J-lead package.

The J-type VCXO is a quartz stabilized square wave

generator with either a CMOS output for driving

CMOS/TTL loads or a PECL output. The device is pack-

aged in a 6 pin J-lead ceramic package and is hermeti-

cally sealed with a grounded conductive lid.

Recommended Resources

Four sound alarm circuit

KJZ2 type single-phase fully controlled bridge trigger control circuit

Applications to change output voltage polarity (a)

Triangle CRJ120-A multifunctional non-stick electric hot pot circuit diagram

CNC triangular wave square wave oscillator circuit

875p computer motherboard circuit diagram_103

Should the PCB trace angle be 90°?: [align=left][color=rgb(73, 73, 73)][font=微软雅黑][size=4]Now, whenever you open the SoC original pcbLayout Guide, you will find that the corner angle of high-speed signal routing will be mentioned. They ...; ohahaha PCB Design

Help: ">>" and "|" in cmd file of F28027: .cinit : > FLASHA | FLASHC | FLASHD, PAGE = 0 .pinit : > FLASHA | FLASHC | FLASHD, PAGE = 0 .text : >> FLASHA | FLASHC | FLASHD, PAGE = 0 .stack : > RAMM0 PAGE = 1 .ebss : > DRAML0 PAGE = 1 .esysmem :...; zhouluopei Microcontroller MCU

How to draw this shape of 0.35x0.35: ...; jiguangshen PCB Design

Are there any requirements for MOS tubes in parallel?: Hello! Can any brother or sister tell me what are the requirements for connecting MOS tubes in parallel? They broke down after being connected in parallel in the PFC circuit. I don't know why....; 风筝 Power technology

[Design Tools] Exclusive first release of the official lecture "Xilinx PlanAhead for FPGA Design": PlanAhead is Xilinx's new generation FPGA engineering design tool. It not only has all the functions of ISE, but also enhances the design analysis ability. It is Xilinx's highly recommended next gener...; GONGHCU FPGA/CPLD

TI's first low-power design competition portfolio: [table=98%] [tr][td=109]Username[/td][td=458]Experience & Work Name[/td][td=386]Experience & Work Link[/td][/tr] [tr][td=1,13,109]snoweaglemcu[/td][td=458]【TI's First Low Power Design Competition】Mini...; maylove Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components