or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1
DS1026_14.1
Lattice Semiconductor
ispXPGA Family Data Sheet
ispXPGA Family Overview
The ispXPGA family of devices provides the ideal vehicle for the creation of high-performance logic designs that
are both non-volatile and infinitely re-programmable. Other FPGA solutions force a compromise, being either re-
programmable or non-volatile. This family couples this capability with a mainstream architecture containing the fea-
tures required for today’s system-level design.
The ispXPGA family is available in two options. The standard device supports sysHSI capability for ultra fast serial
communications while the lower-cost “E-Series” supports the same high-performance FPGA fabric without the
sysHSI Block.
Electrically Erasable CMOS (E
2
CMOS) memory cells provide the ispXPGA family with non-volatile capability.
These allow logic to be functional microseconds after power is applied, allowing easy interfacing in many applica-
tions. This capability also means that expensive external configuration memories are not required and that designs
can be secured from unauthorized read back. Internal SRAM cells allow the device to be infinitely reconfigured if
desired. Both the SRAM and E
2
CMOS cells can be programmed and verified through the IEEE 1532 industry stan-
dard. Additionally, the SRAM cells can be configured and read-back through the sysCONFIG™ peripheral port.
The family spans the density and I/O range required for the majority of today’s logic designs, 139K to 1.25M system
gates and 160 to 496 I/O. The devices are available for operation from 1.8V, 2.5V, and 3.3V power supplies, provid-
ing easy integration into the overall system.
System-level design needs are met through the incorporation of sysMEM dual-port memory blocks, sysIO
advanced I/O support, and sysCLOCK Phase Locked Loops (PLLs). High-speed serial communications are sup-
ported through multiple sysHSI blocks, which provide clock data recovery (CDR) and serialization/de-serialization
(SERDES).
The ispLEVER™ design tool from Lattice allows easy implementation of designs using the ispXPGA product. Syn-
thesis library support is available for major logic synthesis tools. The ispLEVER tool takes the output from these
common synthesis packages and place and routes the design in the ispXPGA product. The tool supports floor
planning and the management of other constraints within the device. The tool also provides outputs to common
timing analysis tools for timing analysis.
To increase designer productivity, Lattice provides a variety of pre-designed modules referred to as IP cores for the
ispXPGA product. These IP cores allow designers to concentrate on the unique portions of their design while using
pre-designed blocks to implement standard functions such as bus interfaces, standard communication interfaces,
and memory controllers.
Through the use of advanced technology and innovative architecture the ispXPGA FPGA devices provide design-
ers with excellent speed performance. Although design dependent, many typical designs can run at over 150MHz.
Certain designs can run at over 300MHz. Table 2 details the performance of several building blocks commonly
used by logic designers.
Table 2. ispXPGA Speed Performance for Typical Building Blocks
Function
8:1 Asynch MUX
1:32 Asynch Demultiplexer
8 x 8 2-LL Pipelined Multiplier
32-bit Up/Down Counter
32-bit Shift Register
Performance
150 MHz
125 MHz
225 MHz
290 MHz
360 MHz
2
Lattice Semiconductor
ispXPGA Family Data Sheet
Architecture Overview
The ispXPGA architecture is a symmetrical architecture consisting of an array of Programmable Function Units
(PFUs) enclosed by Input Output Groups (PICs) with columns of sysMEM Embedded Block RAMs (EBRs) distrib-
uted throughout the array. Figure 1 illustrates the ispXPGA architecture. Each PIC has two corresponding sysIO
blocks, each of which includes one input and output buffer. On two sides of the device, between the PICs and the
sysIO blocks, there are sysHSI High-Speed Interface blocks. The symmetrical architecture allows designers to eas-
ily implement their designs, since any logic function can be placed in any section of the device.
The PFUs contain the basic building blocks to create logic, memory, arithmetic, and register functions. They are
optimized for speed and flexibility allowing complex designs to be implemented quickly and efficiently.
The PICs interface the PFUs and EBRs to the external pins of the device. They allow the signals to be registered
quickly to minimize setup times for high-speed designs. They also allow connections directly to the different logic
elements for fast access to combinatorial functions.
The sysMEM EBRs are large, fast memory elements that can be configured as RAM, ROM, FIFO, and other stor-
age types. They are designed to facilitate both single and dual-port memory for high-speed applications.
These three components of the architecture are interconnected via a high-speed, flexible routing array. The routing
array consists of Variable Length Interconnect (VLI) lines between the PICs, PFUs, and EBRs. There is additional
routing available to the PFU for feedback and direct routing of signals to adjacent PFUs or PICs.
The sysIO blocks consist of configurable input and output buffers connected directly to the PICs. These buffers can
be configured to interface with 16 different I/O standards. This allows the ispXPGA to interface with other devices
without the need for external transceivers.
The sysHSI blocks provide the necessary components to allow the ispXPGA device to transfer data at up to
800Mbps using the LVDS standard. These components include serializing, de-serializing, and clock data recovery
(CDR) logic.
The sysCLOCK blocks provide clock multiplication/division, clock distribution, delay compensation, and increased
performance through the use of PLL circuitry that manipulates the global clocks. There is one sysCLOCK block for
each global clock tree in the device.
3
Lattice Semiconductor
Figure 1. ispXPGA Block Diagram
ispXPGA Family Data Sheet
PFU
PIC
sysMEM Block
sysCLOCK PLL
sysHSI Block
sysIO Buffer
Programmable Function Unit
The Programmable Function Unit (PFU) is the basic building block of the ispXPGA architecture. The PFUs are
arranged in rows and columns in the device with PFU (1,1) referring to (row 1, column 1). Each PFU consists of
four Configurable Logic Elements (CLEs), four Configurable Sequential Elements (CSEs), and a Wide Logic Gen-
erator (WLG). By utilizing these components, the PFU can implement a variety of functions. Table 3 lists some of
the function capabilities of the PFU.
There are 57 inputs to each PFU and nine outputs. The PFU uses 20 inputs for logic, and 37 inputs drive the con-
trol logic from which six control signals are derived for the PFU.
Table 3. Function Capability of ispXPGA PFU
Function
Look-up table
Wide logic functions
Multiplexing
Arithmetic logic
Single-port RAM
Double-port RAM
Shift register
LUT-4, LUT-5, LUT-6
Up to 20 input logic functions
2:1, 4:1, 8:1
Dedicated carry chain and booth multiplication logic
16X1, 16X2, 16X4, 32X1, 32X2, 64X1
16X1, 16X2, 32X1
8-bit shift registers (up to 32-bit shift capability)
I am looking for the schematic diagram, pcb, software flow and code of the graphic dot matrix LCD screen and keyboard control based on TMS320F2812. Use DSP to control the LCD screen and keyboard to si...
7-inch color screen manual, OCM800480T700-2B is a text and drawing mode liquid crystal display (TFT-LCD) controller, which can be combined with text or 2D graphics applications, and can support small ...
I am new to PXA303 CPU. I found that GPIO1 interrupt cannot be detected during use. 1. By configuring GPIO1 to output square wave, the oscilloscope can detect it, indicating that there should be no pr...
I am using the stm8s103 chip, the main clock is the internal clock set to 16MHz, the CPU clock is also 16MHz, please tell me: how long does it take to execute a statement like asm("nop");? The compila...
A single-chip microcomputer is also called a single-chip microcontroller. It is not a chip that completes a certain logical function, but a computer system integrated into one chip. In general, a c...[Details]
1. Overview
Will passive devices
produce nonlinear intermodulation distortion? The answer is yes! Although there is no systematic theoretical analysis, it has been found in engineerin...[Details]
Do you often have to add brake fluid to your car's brakes? The fact that you need to pump out the brake fluid to make sure there is no gas in the brake fluid line may not be done by the car owner h...[Details]
For a long time, due to the limitation of hardware conditions, the display devices of traditional small handheld devices such as PDA are usually monochrome LCD, and the user interface is very simpl...[Details]
The data collector of the automatic weather station is generally designed based on a single-chip microcomputer or a PC/104 bus controller. It has the characteristics of good compatibility with PC, low...[Details]
Aromatic gases are widely present in food, medicine, cosmetics and various daily chemical products, such as snacks, liquor, spices, Chinese herbal medicines, plasters, perfumes, soaps, shampoos, et...[Details]
I. Introduction
Since RS232 has a short communication distance (only 15 meters according to EAT/TAI-232 standard), and can only perform point-to-point communication, it cannot directly f...[Details]
Digital array radar (DAR) uses digital beam forming (DBF) in both receiving and transmitting modes to achieve flexible distribution and reception of RF signal power in the airspace, obtain excellent t...[Details]
TC9012F is a universal CMOS large-scale integrated circuit for infrared remote control signal transmission, suitable for remote control of TV, VTR, laser player and other equipment. In the market, ...[Details]
Motors are important products that convert electrical energy into mechanical energy to achieve automation, and they are widely used in industrial control, medical electronics, white a...[Details]
According to the Industrial Technology Research Institute of Taiwan, due to factors such as the oil crisis and global warming, the issues of energy conservation and environmental protection have at...[Details]
Abstract: Aiming at the needs of coal-rock acoustic emission signal monitoring system, a data acquisition circuit with 24-bit resolution and 16-channel synchronous data acquisition function is desi...[Details]
The rectified DC voltage is then converted back to AC using power electronics such as insulated gate bipolar transistors.
The output voltage is switched on and off at a high frequency, control...[Details]
0 Introduction
High-precision current source can provide high-precision current supply for precision instruments, and is suitable for automatic measurement tasks of various resistors in semico...[Details]
Temperature compensated quartz crystal oscillator (TCXO) is widely used as a high-precision frequency source in communication systems, radar navigation systems, precision measurement and control sy...[Details]
DSP and ARM Processors
京公网安备 11010802033920号
EEWORLD
