SGKGCA-20.000MHZ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> SGKGCA-20.000MHZ

SGKGCA-20.000MHZ: DescriptionCMOS/TTL Output Clock Oscillator, 20MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, CERAMIC, SMD, 6 PIN; CategoryPassive components oscillator; File Size142KB，6 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

SGKGCA-20.000MHZ Overview

CMOS/TTL Output Clock Oscillator, 20MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, CERAMIC, SMD, 6 PIN

SGKGCA-20.000MHZ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vectron International, Inc.
Reach Compliance Code	compliant
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	5 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	50 ppm
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	S
Installation features	SURFACE MOUNT
Nominal operating frequency	20 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	CMOS/TTL
Output load	15 pF
physical size	8.51mm x 7.87mm x 3.3mm
longest rise time	5 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	45/55 %
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

S-Type

Voltage Controlled Crystal Oscillator

Features

•

Output Frequencies to 65.536MHz

•

5 or 3.3 Vdc operation

•

Tri-State Output

•

Low jitter < 6pS rms (for freq >12MHz)

•

VCXO with CMOS outputs

•

0/70 or –40/85

°C

temperature range

•

Hermetically sealed ceramic SMD package

The S-Type Voltage Controlled Crystal

Oscillator

Output

Buffer /

Tri State

Product is free of lead and compliant to EC RoHS

Directive

Applications

•

SONET/SDH

•

xDSL

•

Digital Video

ESD Diodes

•

Low jitter PLL’s

Input

Buffer

Block Diagram

Description

The VI S-Type Voltage Controlled Crystal

Oscillator (VCXO) is a quartz stabilized square

wave generator with a CMOS output and is

tested at CMOS (3.3 and 5V operation) and TTL

(5 V operation) logic levels. Devices are tested

for absolute pull range (APR) and start-up over

the operating temperature range which insures

the performance and reliability.

Figure 1

Vectron International 267 Lowell Rd, Hudson NH 03051

Tel:1-88-VECTRON-1

e-mail: vectron@vectron.com

S-Type Voltage Controlled Crystal Oscillator

Qualification Conformance

The S-Type has undergone the following Mil-Std qualification.

Table 3. Environmental Compliance

Parameter

Mechanical Shock

Mechanical Vibration

Solderability

Gross and Fine Leak

Resistance to Solvents

Conditions

MIL-STD-883C 2002.3, TEST B

MIL-STD-883C 2007.1, TEST C

MIL-STD-883C 2003.5

MIL-STD-883C 1014.7, 100% Tested

MIL-STD-883C 2016

Handling Precautions

Although ESD protection circuitrry has been designed into the the S-Type, proper precautions should be

taken when handling and mounting. VI employs a human body model and a charged-device model (CDM)

for ESD susceptibility testing and design protection evaluation. ESD thresholds are dependent on the

circuit parameters used to define the model. Although no industry wide standard has been adopted for the

CDM, a standard HBM of resistance=1.5Kohms and capacitance = 100pF is widely used and Therefore

can be used for comparison purposes.

Table 4. ESD Ratings

Model

Human Body Model

Charged Device Model

Minimum

1500 V (Mil-STD-883D, Method 3015, Class 1)

1500 V

Absolute Pull Range (APR) Specification

The frequency deviation of the S-Type VCXO is specified in terms of Absolute Pull Range (APR). APR

provides the user with a guaranteed specification for minimum available frequency deviation over all

operating conditions. Operating conditions include operating temperature range, power supply variation,

differences in output loading and changes due to aging.

An S-Type VCXO with an APR of +/-50 ppm will track a +/-50 ppm reference source over all

operating conditions. The same device will typically demonstrate a Total Pull capability of 150 to

350 ppm.

Absolute Pull Range (APR) is specified by the fourth character of the product code in Table 6.

Please see Vectron’s web site,

www.vectron.com,

for the APR Application Note.

Oscillator Aging

Quartz stabilized oscillators typically exhibit a small shift in output frequency during aging. The major

factors which lead to this shift are changes in the mechanical stress on the crystal and mass-loading of

foreign material on the crystal.

As the oscillator ages, relaxation of the crystal mounting stress or transfer of environmental stress

through the package to the crystal mounting arrangement can lead to frequency variations. VI has

minimized these two effects through the use of a miniature AT-Cut strip resonator crystal which allows a

superior mounting arrangement and results in minimal relaxation and almost negligible environmental

stress transfer.

Vectron International 267 Lowell Rd, Hudson NH 03051

Tel:1-88-VECTRON-1

e-mail: vectron@vectron.com

Recommended Resources

Timing control circuit (1)

High voltage power grid automatic control security device circuit diagram

Schematic diagram of microcomputer low-frequency electrotherapy instrument

uPC1188H power amplifier circuit

555 four-octave tone generator circuit

Charger circuit composed of LTC4060

A few days ago, a 128×128 dot matrix module with font library was finally debugged [data has been released]: The development of this 128×128 dot matrix LCD module has the following features: 1. 6×10, 8×16 dot ASCII western character library; 2. 12×12, 16×16 dot primary and secondary Chinese character library...; mzdesign Embedded System

Digital password lock based on FGPA: Abstract: Using VHDL hardware description language and top-down design method, a digital password lock based on FPGA is designed in the development environment of Quartus II 9.1. The EP2C35F672C8 chip...; 楞伽山人 FPGA/CPLD

Xia Yanye shared 10 typical expressions that indicate a man is cheating: [align=left] [b] [size=16px]1. Indifference[/size][/b][/align][align=left][b][size=16px][/size][/b] [/align][align=left][size=16px] When your man changes his mind, his first characteristic is definite...; 小兔还在飞 Talking

Agricultural University TV remote control decoding: Decoding of infrared decoding buttons 0 to 9 on the TV remote control in the Agricultural University dormitory. I spent n++ hours trying to figure out the decoding today. Except for the leading code, ...; liao779015 Integrated technical exchanges

【Chuanglong TL570x-EVM】Summary: 【Chuanglong TL570x-EVM】Unboxing - DSP and ARM Processor - Electronic Engineering World - Forum (eeworld.com.cn) 【Chuanglong TL570x-EVM】Handmade Flowing Light - DSP and ARM Processor - Electronic Engin...; lugl4313820 DSP and ARM Processors

ARM embedded main() running process: [size=14px] I just started embedded system and read some materials. One thing I don't quite understand is that after completing the initialization of init.s, the system enters the main() entry. So how...; hehewyx ARM Technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components