SGKGLA-24.704 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> SGKGLA-24.704

SGKGLA-24.704: DescriptionCMOS/TTL Output Clock Oscillator, 1.024MHz Min, 65.54MHz Max, 24.704MHz Nom; CategoryPassive components oscillator; File Size159KB，6 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

SGKGLA-24.704 Overview

CMOS/TTL Output Clock Oscillator, 1.024MHz Min, 65.54MHz Max, 24.704MHz Nom

SGKGLA-24.704 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vectron International, Inc.
package instruction	GWDIP6,.4
Reach Compliance Code	compliant
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	5 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	50 ppm
frequency stability	50%
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	S
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	65.54 MHz
Minimum operating frequency	1.024 MHz
Nominal operating frequency	24.704 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
Output load	5 TTL
Package body material	METAL
Encapsulate equivalent code	GWDIP6,.4
physical size	8.51mm x 7.87mm x 3.3mm
power supply	3.3 V
Certification status	Not Qualified
longest rise time	5 ns
Maximum slew rate	16 mA
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	45/55 %
Terminal surface	Gold/Nickel (Au/Ni)

Preview

Download Datasheet

View All

S-Type

Voltage Controlled Crystal Oscillator

Features

•

Output Frequencies to 65.536MHz

•

5 or 3.3 Vdc operation

•

Tri-State Output

•

Low jitter < 6pS rms (for freq >12MHz)

•

VCXO with CMOS outputs

•

0/70 or –40/85

°C

temperature range

•

Hermetically sealed ceramic SMD package

The S-Type Voltage Controlled Crystal

Oscillator

Applications

Output

Buffer /

Tri State

•

SONET/SDH

•

xDSL

•

Digital Video

•

Low jitter PLL’s

ESD Diodes

Description

Input

Buffer

Block Diagram

Figure 1

The VI S-Type Voltage Controlled Crystal

Oscillator (VCXO) is a quartz stabilized square

wave generator with a CMOS output and is

tested at CMOS (3.3 and 5V operation) and TTL

(5 V operation) logic levels. Devices are tested

for absolute pull range (APR) and start-up over

the operating temperature range which insures

the performance and reliability.

Vectron International 166 Glover Avenue, Norwalk CT 06856-5160

Tel:1-88-VECTRON-1

e-mail: vectron@vectron.com

S-Type Voltage Controlled Crystal Oscillator

Qualification Conformance

The S-Type has undergone the following Mil-Std qualification.

Table 3. Environmental Compliance

Parameter

Mechanical Shock

Mechanical Vibration

Solderability

Gross and Fine Leak

Resistance to Solvents

Conditions

MIL-STD-883C 2002.3, TEST B

MIL-STD-883C 2007.1, TEST C

MIL-STD-883C 2003.5

MIL-STD-883C 1014.7, 100% Tested

MIL-STD-883C 2016

Handling Precautions

Although ESD protection circuitrry has been designed into the the S-Type, proper precautions should be

taken when handling and mounting. VI employs a human body model and a charged-device model (CDM)

for ESD susceptibility testing and design protection evaluation. ESD thresholds are dependent on the

circuit parameters used to define the model. Although no industry wide standard has been adopted for the

CDM, a standard HBM of resistance=1.5Kohms and capacitance = 100pF is widely used and Therefore

can be used for comparison purposes.

Table 4. ESD Ratings

Model

Human Body Model

Charged Device Model

Minimum

1500 V (Mil-STD-883D, Method 3015, Class 1)

1500 V

Absolute Pull Range (APR) Specification

The frequency deviation of the S-Type VCXO is specified in terms of Absolute Pull Range (APR). APR

provides the user with a guaranteed specification for minimum available frequency deviation over all

operating conditions. Operating conditions include operating temperature range, power supply variation,

differences in output loading and changes due to aging.

An S-Type VCXO with an APR of +/-50 ppm will track a +/-50 ppm reference source over all

operating conditions. The same device will typically demonstrate a Total Pull capability of 150 to

350 ppm.

Absolute Pull Range (APR) is specified by the fourth character of the product code in Table 6.

Please see Vectron’s web site,

www.vectron.com,

for the APR Application Note.

Oscillator Aging

Quartz stabilized oscillators typically exhibit a small shift in output frequency during aging. The major

factors which lead to this shift are changes in the mechanical stress on the crystal and mass-loading of

foreign material on the crystal.

As the oscillator ages, relaxation of the crystal mounting stress or transfer of environmental stress through

the package to the crystal mounting arrangement can lead to frequency variations. VI has minimized these

two effects through the use of a miniature AT-Cut strip resonator crystal which allows a superior mounting

arrangement and results in minimal relaxation and almost negligible environmental stress transfer.

Vectron International

•

166 Glover Avenue, Norwalk, CT 06856

•

Tel: 1-88-VECTRON-1• http://www.vectron.com

Recommended Resources

Electromagnetic vibration table circuit 4

Differential circuit with constant current

conversion trigger circuit

Emitter amplitude modulation circuit

Thermostatic box controller circuit

astable flip-flop

Ding~ There are new products in the mobile station's inventory~ Welcome everyone to borrow them! !: {:1_102:}[size=3]Happily, our EEWORLD mobile stations have further expanded in number with the support of all netizens~~[/size] [size=3] [/size] [size=3]Currently, there are 61 development boards~Ever...; okhxyyo Talking

A fourth-order elliptic low-pass filter: I made a fourth-order elliptic filter using Filter Solution. The Fc is 100KHz. After fine-tuning the capacitors and resistors, I used Multisim to simulate and measure that the Fc is 105KHz. However, w...; suzixxs Analog electronics

Software design of nios: Does anyone know how to design FPGA in nios? I have a question. Where can I find the detailed description of altera_avalon_pio_regs.h? Also, UART TIMER, etc....; heningbo FPGA/CPLD

Ask for advice from all the heroes: I just started using stm32. Can I use the v2.0 firmware library to develop the stm32f107RB USB slave device? I can't understand the USB-OTG-FS in the v3.0 library. Please help me....; 天马行风 stm32/stm8

Analysis on the white-label tablet market and business model: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:53[/i] NPD DisplaySearch Shanghai Office, May 20, 2014---The tablet market has been a hot topic in 2013. The good market growth, the im...; azhiking Mobile and portable

[TI's first low power design competition] + FR5969 internal RTC test: [i=s]This post was last edited by IC Crawler on 2014-12-24 13:52[/i] [b][size=3]This experiment uses registers to read and write the internal RTC clock of MSP430FR5969, and displays the time on NOKIA1...; IC爬虫 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components