EEWORLDEEWORLDEEWORLD

Part Number

Search

NAND128R4A3DN6E

Description
Flash, 8MX16, 15000ns, PDSO48, 12 X 20 MM, TSOP-48
Categorystorage    storage   
File Size150KB,5 Pages
ManufacturerNumonyx ( Micron )
Websitehttps://www.micron.com
Environmental Compliance
Download Datasheet Parametric View All

NAND128R4A3DN6E Overview

Flash, 8MX16, 15000ns, PDSO48, 12 X 20 MM, TSOP-48

NAND128R4A3DN6E Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNumonyx ( Micron )
Parts packaging codeTSOP
package instructionTSOP1,
Contacts48
Reach Compliance Codecompliant
ECCN code3A991.B.1.A
Maximum access time15000 ns
JESD-30 codeR-PDSO-G48
JESD-609 codee3
length18.4 mm
memory density134217728 bit
Memory IC TypeFLASH
memory width16
Number of functions1
Number of terminals48
word count8388608 words
character code8000000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize8MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP1
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Programming voltage1.8 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)1.95 V
Minimum supply voltage (Vsup)1.65 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin (Sn)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width12 mm
NAND FLASH
528 Byte, 264 Word Page Family
128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16)
1.8V, 3V Supply Flash Memories
DATA BRIEFING
FEATURES SUMMARY
s
HIGH DENSITY NAND FLASH MEMORIES
– Up to 1 Gbit memory array
– Up to 32Mbit spare area
– Cost effective solutions for mass storage ap-
plications
s
Figure 1. Packages
NAND INTERFACE
– x8 or x16 bus width
– Multiplexed Address/ Data
– Pinout compatibility for all densities
TSOP48
12 x 20 mm
s
SUPPLY VOLTAGE
– 1.8V device: V
CC
= 1.65 to 1.95V
– 3.0V device: V
CC
= 2.7 to 3.6V
FBGA
s
PAGE SIZE
– x8 device: (512 + 16 spare) Bytes
– x16 device: (256 + 8 spare) Words
VFBGA63 8.5x15x1 mm
TFBGA63 8.5x15x1.2 mm
VFBGA63 9x11x1 mm
s
BLOCK SIZE
– x8 device: (16K + 512 spare) Bytes
– x16 device: (8K + 256 spare) Words
s
AUTOMATIC PAGE 0 READ AT POWER-UP
OPTION
– Boot from NAND support
– Automatic Memory Download
s
PAGE READ / PROGRAM
– Random access: 12µs (max)
– Sequential access: 50ns (min)
– Page program time: 200µs (typ)
s
s
SERIAL NUMBER OPTION
HARDWARE DATA PROTECTION
– Program/Erase locked during Power transi-
tions
s
COPY BACK PROGRAM MODE
– Fast page copy without external buffering
CACHE PROGRAM MODE
– Internal Cache Register to improve the pro-
gram throughput
s
s
DATA INTEGRITY
– 100,000 Program/Erase cycles
– 10 years Data Retention
s
FAST BLOCK ERASE
– Block erase time: 2ms (Typ)
STATUS REGISTER
ELECTRONIC SIGNATURE
CHIP ENABLE ‘DON’T CARE’ OPTION
– Simple interface with microcontroller
s
DEVELOPMENT TOOLS
– Error Correction Code software and hard-
ware models
– Bad Blocks Management and Wear Leveling
algorithms
– PC Demo board with simulation software
– File System OS Native reference software
– Hardware simulation models
s
s
s
August 2003
For further information please contact the STMicroelectronics distributor nearest to you.
1/5
Help: EVC installation problem
I installed the evc4 suite in the following order: activesync--evc4--sp4--pocketpc2003. I can install it, open the programming environment and run the emulator, but I can't download the program to the...
xiangbing Embedded System
Please help me with pspice simulation software
Please tell me where I can download the Chinese version of pspice...
wen30 Microchip MCU
The relationship between instruction cycle and storage cycle
What is the relationship between instruction cycle and storage cycle?...
acmydragon Embedded System
Primary USB Learning Materials
Essential for learning USB...
李俊锋 stm32/stm8
About the development of ST's 8032 core microcontroller uPSD3234A-40u
Regarding the development of uPSd3234 chip, I use an 80pin chip with external memory interface, and it also has main Flash and secondary Flash inside. I use Keil to develop. I configure P1 and P3 acco...
jianqiang89 51mcu
fpga AS download is successful, but FPGA configuration is unsuccessful upon power on
I need help from you guys: I can successfully download to EPCS4 via USB cable, the download bar on QII shows 100%. However, loading the configuration from EPCS4 is still unsuccessful when powering on....
kf_nyh FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2606  2925  2846  815  1798  53  59  58  17  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号