XCV2000E-6FG860C datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> XCV2000E-6FG860C

XCV2000E-6FG860C: DescriptionFPGA, 1536 CLBS, 82944 GATES, 400 MHz, PQFP240; CategoryProgrammable logic devices Programmable logic; File Size64KB，5 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet Parametric View All

XCV2000E-6FG860C Overview

FPGA, 1536 CLBS, 82944 GATES, 400 MHz, PQFP240

XCV2000E-6FG860C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	XILINX
Parts packaging code	BGA
package instruction	FBGA-860
Contacts	860
Reach Compliance Code	not_compliant
ECCN code	3A001.A.7.A
maximum clock frequency	357 MHz
Combined latency of CLB-Max	0.47 ns
JESD-30 code	S-PBGA-B860
JESD-609 code	e0
length	42.5 mm
Humidity sensitivity level	3
Configurable number of logic blocks	9600
Equivalent number of gates	518400
Number of entries	660
Number of logical units	43200
Output times	660
Number of terminals	860
Maximum operating temperature	85 °C
Minimum operating temperature
organize	9600 CLBS, 518400 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA860,42X42,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	225
power supply	1.2/3.6,1.8 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	2.2 mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	42.5 mm

Preview

Download Datasheet

View All

Virtex™-E 1.8 V

Field Programmable Gate Arrays

DS022-1 (v2.2) November 9, 2001

Preliminary Product Specification

Features

•

Fast, High-Density 1.8 V FPGA Family

- Densities from 58 k to 4 M system gates

- 130 MHz internal performance (four LUT levels)

- Designed for low-power operation

- PCI compliant 3.3 V, 32/64-bit, 33/ 66-MHz

Highly Flexible SelectI/O+™ Technology

- Supports 20 high-performance interface standards

- Up to 804 singled-ended I/Os or 344 differential I/O

pairs for an aggregate bandwidth of > 100 Gb/s

Differential Signalling Support

- LVDS (622 Mb/s), BLVDS (Bus LVDS), LVPECL

- Differential I/O signals can be input, output, or I/O

- Compatible with standard differential devices

- LVPECL and LVDS clock inputs for 300+ MHz

clocks

Proprietary High-Performance SelectLink™

Technology

- Double Data Rate (DDR) to Virtex-E link

- Web-based HDL generation methodology

Sophisticated SelectRAM+™ Memory Hierarchy

- 1 Mb of internal configurable distributed RAM

- Up to 832 Kb of synchronous internal block RAM

- True Dual-Port™ BlockRAM capability

- Memory bandwidth up to 1.66 Tb/s (equivalent

bandwidth of over 100 RAMBUS channels)

- Designed for high-performance Interfaces to

External Memories

- 200 MHz ZBT* SRAMs

- 200 Mb/s DDR SDRAMs

- Supported by free Synthesizable reference design

* ZBT is a trademark of Integrated Device Technology, Inc.

•

High-Performance Built-In Clock Management Circuitry

- Eight fully digital Delay-Locked Loops (DLLs)

- Digitally-Synthesized 50% duty cycle for Double

Data Rate (DDR) Applications

- Clock Multiply and Divide

- Zero-delay conversion of high-speed LVPECL/LVDS

clocks to any I/O standard

Flexible Architecture Balances Speed and Density

- Dedicated carry logic for high-speed arithmetic

- Dedicated multiplier support

- Cascade chain for wide-input function

- Abundant registers/latches with clock enable, and

dual synchronous/asynchronous set and reset

- Internal 3-state bussing

- IEEE 1149.1 boundary-scan logic

- Die-temperature sensor diode

Supported by Xilinx Foundation™ and Alliance Series™

Development Systems

- Further compile time reduction of 50%

- Internet Team Design (ITD) tool ideal for

million-plus gate density designs

- Wide selection of PC and workstation platforms

SRAM-Based In-System Configuration

- Unlimited re-programmability

Advanced Packaging Options

- 0.8 mm Chip-scale

- 1.0 mm BGA

- 1.27 mm BGA

- HQ/PQ

0.18

m 6-Layer Metal Process

100% Factory Tested

http://www.xilinx.com/legal.htm.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

DS022-1 (v2.2) November 9, 2001

Preliminary Product Specification

www.xilinx.com

1-800-255-7778

Module 1 of 4

Recommended Resources

RCM series integrated circuit remote control circuitb

Optical fiber communication receiving circuit with photoelectric receiver and voltage comparator

LT1044 negative voltage generator circuit diagram

Simple and practical AC voltage regulator

The most practical basic diagram circuit 57 - steam pressure switch control circuit

bridge amplifier circuit

About TI LM3S9B96 external SDRAM: As the title says, after using epi to expand sdram, is it possible to copy the program code to the external sdram for execution? If not, can it be done on cm4's lm4f chip? I hope you, teachers, and ma...; zuolin1234 Microcontroller MCU

【English-Chinese】Switch Node Ringing Control for Synchronous Buck Converters: I continue to share with you a great article from TI, written by Ryan Manack, an applications engineer at Texas Instruments. In a synchronous buck converter, high-speed switching field-effect transist...; 德州仪器 Analogue and Mixed Signal

Who has the driver for SANSUNG FLASH K9K8G08 under 2440?: Does anyone have the driver for SANSUNG FLASH K9K8G08 under 2440? When I run to nk, it reports an exception for filesys.exe. I guess it's a driver problem?...; royalyuan Embedded System

How to call a module: [i]There are two modules, A and B. I want to call module A 8 times, then call module B 8 times, and then start from A again. How should I call them? [/i] [i]I am studying Verilog[/i]...; ruiquan765 FPGA/CPLD

Problems with FPGA Controlling DA: I was recently working on software radio, and I found a question when watching a demo of an M sequence generator. The demo was written like this: assign DAC_DB = {M_S,{13{~M_S}}}; where DAC_DB is a 14...; astwyg FPGA/CPLD

【Book Collection】Large-scale programmable logic devices and their applications: Title: Large-Scale Programmable Logic Devices and Their Applications/EDA Technology Series Author: Xu Zhijun, Chief Editor Publisher: University of Electronic Science and Technology Press Publication ...; wzt FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components