EEWORLDEEWORLDEEWORLD

Part Number

Search

56132-S14-09

Description
Board Stacking Connector, 18 Contact(s), 2 Row(s), Male, Straight, Solder Terminal,
CategoryThe connector    The connector   
File Size165KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

56132-S14-09 Overview

Board Stacking Connector, 18 Contact(s), 2 Row(s), Male, Straight, Solder Terminal,

56132-S14-09 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL
Contact completed and terminatedTIN (100) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number56132
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts18
UL Flammability Code94V-0
PDM: Rev:C
STATUS:
Released
Printed: Jun 10, 2005
.
The digital filter in DSP is like this
A digital filter is an algorithm or device composed of a digital multiplier, an adder, and a delay unit. The function of a digital filter is to process the digital code of the input discrete signal in...
Jacktang DSP and ARM Processors
Please help me find the program of FPGA controlling LCD 1602
: This program is written in VHDL. Here is the program: LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY LC IS PORT(RS,RW:OUT STD_LOGIC; ENA:OUT STD_LOGIC; CLK:IN STD...
crystal3379 Embedded System
Strong 51 MCU knowledge is essential for the competition
[i=s] This post was last edited by paulhyde on 2014-9-15 09:24 [/i] Strong 51 MCU knowledge is required for the competition...
woshishiyanshj Electronics Design Contest
I want to compare data inside FPGA and output the maximum value, but there is a problem during simulation. I hope you can answer this question!
Let me first tell you my idea: I want to continuously send 8-bit data to the FPGA, and then send out the previous largest data (so I need to keep comparing) when a certain IO port is at a high level. ...
HDU_Kingso FPGA/CPLD
HT46R47 controls multi-point temperature acquisition system
For those who do scientific research, this can be said to be the most classic example....
rain Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 67  1046  2081  545  1359  2  22  42  11  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号