EEWORLDEEWORLDEEWORLD

Part Number

Search

XCV1600E-8FG1156I

Description
FPGA, 1536 CLBS, 82944 GATES, 400 MHz, PQFP240
Categorysemiconductor    Programmable logic devices   
File Size64KB,5 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XCV1600E-8FG1156I Overview

FPGA, 1536 CLBS, 82944 GATES, 400 MHz, PQFP240

XCV1600E-8FG1156I Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals240
Maximum supply/operating voltage1.89 V
Minimum supply/operating voltage1.71 V
Rated supply voltage1.8 V
Processing package descriptionPlastic, Quad Flat Package-240
stateDISCONTINUED
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, FINE PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.5000 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
organize1536 CLBS, Door 82944
Maximum FCLK clock frequency400 MHz
Number of configurable logic modules1536
Programmable logic typeFIELD PROGRAMMABLE GATE array
Number of equivalent gate circuits82944
The maximum delay of a CLB module0.4200 ns
0
R
Virtex™-E 1.8 V
Field Programmable Gate Arrays
0
0
DS022-1 (v2.2) November 9, 2001
Preliminary Product Specification
Features
Fast, High-Density 1.8 V FPGA Family
- Densities from 58 k to 4 M system gates
- 130 MHz internal performance (four LUT levels)
- Designed for low-power operation
- PCI compliant 3.3 V, 32/64-bit, 33/ 66-MHz
Highly Flexible SelectI/O+™ Technology
- Supports 20 high-performance interface standards
- Up to 804 singled-ended I/Os or 344 differential I/O
pairs for an aggregate bandwidth of > 100 Gb/s
Differential Signalling Support
- LVDS (622 Mb/s), BLVDS (Bus LVDS), LVPECL
- Differential I/O signals can be input, output, or I/O
- Compatible with standard differential devices
- LVPECL and LVDS clock inputs for 300+ MHz
clocks
Proprietary High-Performance SelectLink™
Technology
- Double Data Rate (DDR) to Virtex-E link
- Web-based HDL generation methodology
Sophisticated SelectRAM+™ Memory Hierarchy
- 1 Mb of internal configurable distributed RAM
- Up to 832 Kb of synchronous internal block RAM
- True Dual-Port™ BlockRAM capability
- Memory bandwidth up to 1.66 Tb/s (equivalent
bandwidth of over 100 RAMBUS channels)
- Designed for high-performance Interfaces to
External Memories
- 200 MHz ZBT* SRAMs
- 200 Mb/s DDR SDRAMs
- Supported by free Synthesizable reference design
* ZBT is a trademark of Integrated Device Technology, Inc.
High-Performance Built-In Clock Management Circuitry
- Eight fully digital Delay-Locked Loops (DLLs)
- Digitally-Synthesized 50% duty cycle for Double
Data Rate (DDR) Applications
- Clock Multiply and Divide
- Zero-delay conversion of high-speed LVPECL/LVDS
clocks to any I/O standard
Flexible Architecture Balances Speed and Density
- Dedicated carry logic for high-speed arithmetic
- Dedicated multiplier support
- Cascade chain for wide-input function
- Abundant registers/latches with clock enable, and
dual synchronous/asynchronous set and reset
- Internal 3-state bussing
- IEEE 1149.1 boundary-scan logic
- Die-temperature sensor diode
Supported by Xilinx Foundation™ and Alliance Series™
Development Systems
- Further compile time reduction of 50%
- Internet Team Design (ITD) tool ideal for
million-plus gate density designs
- Wide selection of PC and workstation platforms
SRAM-Based In-System Configuration
- Unlimited re-programmability
Advanced Packaging Options
- 0.8 mm Chip-scale
- 1.0 mm BGA
- 1.27 mm BGA
- HQ/PQ
0.18
m
m 6-Layer Metal Process
100% Factory Tested
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS022-1 (v2.2) November 9, 2001
Preliminary Product Specification
www.xilinx.com
1-800-255-7778
Module 1 of 4
1
The FatFs file system of LPC1114 is unstable! ! !
I have successfully transplanted the routines for reading and writing FATFS on LPC1114. The reading and writing functions can be realized, but when reading and writing for a long time (almost half a d...
wyl7525 NXP MCU
Jinan High-tech Zone Integrated Circuit Company Recruitment
Software Engineer (2 persons) Main responsibilities: 1. Engage in the development of wireless sensor network application software 2. Carry out detailed design of submodules, code writing, unit testing...
uwb11n Recruitment
X-NUCLEO-IKS02A1 Industrial Sensor Evaluation Board Data
An industrial sensor development board launched by ST, equipped with an Arduino UNO R3 connector, can be directly connected to the STM32 Nucleo development board or other development boards that suppo...
littleshrimp MEMS sensors
Can you please tell me what is reentrancy in wdm? Or what situations lead to reentrancy?
Can you please tell me what is reentrancy in wdm? Or what situations lead to reentrancy?...
lg7412374123 Embedded System
8-bit enhanced 51 single-chip microcomputer development learning complete set of materials
[i=s] This post was last posted by Li Xiaoman on 2017-3-31 16:40 Edit[/i]92812[/attach]92812[/attach]...
李小曼 MCU
FAQ_About the pulse problem when the output port of BlueNRG-2 remains at a low level in low power mode
Author: Weisheng CHEN, ST engineer Click to download the pdf document:Keywords: BlueNRG-2, GPIO, port hold, pulse.Problem: Some customers have reported that in BlueNRG-2 applications, GPIO pins config...
nmg ST - Low Power RF

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1301  2567  2533  2726  882  27  52  55  18  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号