Surface Mount LVDS
Clock Oscillator
Description:
2111 Comprehensive Drive
2111 Comprehensive Drive
Aurora, Illinois 60505
Aurora, Illinois 60505
Phone: 630- 851- 4722
Phone: 630- 851- 4722
Fax: 630- 851- 5040
Fax: 630- 851- 5040
www.conwin.com
www.conwin.com
US Headquarters:
630-851-4722
European Headquarters:
+353-61-472221
The Connor Winfield Lxxx - Series are
5.0x7.0mm Surface Mount, LVDS, Fixed
Frequency Crystal Controlled Oscillator (XO)
designed for applications requiring tight
frequency stability, wide temperature range
and low jitter. Operating at 2.5V or 3.3V
supply voltage, the Lxxx - Series provides
an LVDS Differential Outputs with enable /
disable function. The surface mount package
is designed for high-density mounting and is
optimum for mass production.
Storage Temperature
Supply Voltage (Vcc)
Input Voltage (Vc)
Features:
Model Lxxx - Series
5.0 x7.0mm Surface Mount Package
2.5V or 3.3V Operation
LVDS Output Logic
Frequency Stabilities Available:
+/-20ppm,+/-25ppm, +/-50ppm, +/-100ppm
Temperature Ranges Available:
0 to 70°C, -40 to 85°C, 0 to 85°C, -20 to 70°C
Low Jitter <1ps RMS
Tri-State Enable/Disable on Pad 1 or 2
Tape and Reel Packaging
RoHS Compliant / Lead Free
155.5
1314
L143
2 MH
Z
Absolute Maximum Ratings
Minimum
-55
-0.5
-0.5
Parameter
Nominal
-
-
-
Maximum
125
5.0
Vcc + 0.5
Units
°C
Vdc
Vdc
Notes
Operating Specifications
Output Frequency (Fo)
19.44
-
312.5
Total Frequency Tolerance
(See Ordering Information for full part number)
Model Lx4x
-20
-
20
Model Lx1x
-25
-
25
Model Lx2x
-50
-
50
Model Lx3x
-100
-
100
Operating Temperature Range
Model L1xx
0
-
70
Model L2xx
-40
-
85
Model L3xx
0
-
85
Model L4xx
-20
-
70
Supply Voltage (Vcc)
Model Lxx2 E/D Pad 1
2.375
2.5
2.625
Model Lxx3 E/D Pad 1
3.135
3.3
3.465
Model Lxx4 E/D Pad 2
2.375
2.5
2.625
Model Lxx5 E/D Pad 2
3.135
3.3
3.465
Supply Current (Icc)
-
45
65
Jitter:
Period Jitter
-
2.5
3.5
Integrated Phase Jitter (BW = 12 KHz to 20 MHz)
Fo > 100 MHz
-
0.5
0.7
80 MHz < Fo < 100 MHz
-
0.8
1.0
Fo <80 MHz
-
1.5
2.5
SSB Phase Noise
@ 10 Hz offset
-
-60
-
@ 100 Hz offset
-
-90
-
@ 1 KHz offset
-
-115
-
@ 10 KHz offset
-
-140
-
@ 100 KHz offset
-
-145
-
Start-Up Time
-
5
10
Parameter
Minimum
Nominal
Maximum
Units
MHz
ppm
ppm
ppm
ppm
°C
°C
°C
°C
Vdc
Vdc
Vdc
Vdc
mA
ps RMS
ps RMS
ps RMS
ps RMS
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
Notes
1
1
1
1
2
ms
Input Characteristics
Enable / Disable Option:
Models Lxx2, Lxx3 E/D Pad 1. N/C Pad 1
Models Lxx4, Lxx5 E/D Pad 2. N/C Pad 2
Enable Input Voltage - (High) -(Vih)
70%Vcc
Disable Input Voltage - (Low) - (Vil)
-
Enable Time
-
Disable Time
-
Standby Current (When Osc. is disabled) -
Parameter
Minimum
Nominal
Maximum
Units
Notes
-
-
-
-
-
-
30%Vcc
500
200
30
Vdc
Vdc
us
ns
uA
3
3
LVDS Output Characteristics
Bulletin
Page
Revision
Date
DS021
1 of 2
09
22 Mar 2010
Load
-
-
Output Differential Voltage (Vod)
250
Output Swing (Dif. Output Pk to Pk)
500
Duty Cycle at 50% Level
45
Differential Rise / Fall Time: 20% to 80%
-
Parameter
Minimum
Nominal
100
-
700
50
0.3
Maximum
-
450
900
55
0.7
Units
Ohm
mV
mV
%
ns
Notes
4
5
Specifications subject to change without notice. All dimensions in inches. © Copyright 2010 The Connor-Winfield Corporation
2111 Comprehensive Drive
Aurora, Illinois 60505
Phone: 630- 851- 4722
Fax: 630- 851- 5040
www.conwin.com
Notes:
1. Includes calibration @ 25°C, frequency stability vs. change in temperature, supply voltage and load variations, shock and vibration and 20 years
aging. Models L242, L243, L244 and L245 are not available above 260 MHz.
2. Models L242, L243, L244 and L245 are not available above 260 MHz.
3. When the oscillator is disabled the outputs are at high impedance. Outputs are enabled with no connection on E/D pad.
4. Vod is measured with a 100 ohm resistor between the true and the complementary outputs.
5. Duty cycle measured at 50% of output voltage swing..
Ordering Information
L
Type
LVDS
Clock Series
5x7mm
Package Outline
- 155.52M
Output Frequency
Frequency Format
-xxx.xM Min
-xxx.xxxxxxM Max
*Amount of numbers
after the decimal
point. M = MHz
0.275
(7.0mm)
0.055
(1.4mm)
1
Temperature
Range
1 = 0 to 70°C
2 = -40 to 85°C
3 = 0 to 85°C
4 = -20 to 70°C
4
Frequency
Stability
4 = ±20 ppm
1 = ±25 ppm
2 = ±50 ppm
3 = ±100 ppm
3
Supply Voltage
2 = 2.5 Vdc, E/D Pad 1
3 = 3.3 Vdc, E/D Pad 1
4 = 2.5 Vdc, E/D Pad 2
5 = 3.3 Vdc, E/D Pad 2
0.197
(5.0mm)
1314
L143
155.52 MHZ
0.102
(2.6mm)
(Bottom View)
Example: Part Number
L143-155.52M = LVDS Output,
0 to 70, +/-20ppm, 3.3Vdc, E/D Pad 1, Output Frequency 155.52MHz
To order an L143 with an output frequency of:
25 MHz = L143-025.0M
44.736 MHz = L143-044.736M
155.52 MHz = L143-155.52M
0.070
(1.80mm)
Dimensional Tolerance
+/-0.008 (+/-0.2mm)
Suggested Pad Layout
0.200
(5.08mm)
C
Bypass
Ground
0.100
(2.54mm)
0.079
(2.00mm)
Top View
Attention: Models L242, L243, L244 and L235 are not available above 260 MHz.
Package Characteristics
Package
Hermetically sealed ceramic package and metal cover
Environmental Characteristics
Vibration:
Vibration per Mil Std 883E Method 2007.3 Test Condition A.
Shock:
Mechanical Shock per Mil Std 883E Method 2002.4 Test Condition B.
Soldering Process; RoHS compliant lead free. See soldering profile on page 2.
0.165
(4.20mm)
1
Keep
Out
Area
Ground
0.070
(1.80mm)
Enable / Disable Function
Function:
Output
Low:
Disabled (High Impedance)
High or Open: Enabled
1:
2
3:
4:
5:
6:
Pad Connections
Models: Lxx2, Lxx3
Enable / Disable
N/C
Ground
Output Q
Complementary Output Q
Supply Voltage (Vcc)
1:
2
3:
4:
5:
6:
Models: Lxx4, Lxx5
N/C
Enable / Disable
Ground
Output Q
Complementary Output Q
Supply Voltage (Vcc)
Test Circuit
Vcc
Power
Supply
Ground
0.01 uF
Q
Output Waveform
Duty Cycle
Q
100
Ohm
Q
Vod
Vod
Q
Differential
Output
Waveform
peak-to-peak
80%
0V
t
r
t
f
0V
20%
Enable /
Disable
or N/C
0V
Vopp
Tape and Reel Dimensions
260°C
220°C
180°C
150°C
120°C
Solder Profile
Temperature
260°C
0
10 s
Up to 120 s
60 to 90 s
Typical
Typical
Meets IPC/JEDEC J-STD-020C
Bulletin
Page
Dimensional Tolerance: ±.02” (.508mm)
±.005” (.127mm)
Revision
Date
Ds021
2 of 2
09
22 Mar 2010
Specifications subject to change without notice. All dimensions in inches. © Copyright 2010 The Connor-Winfield Corporation
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
