EEWORLDEEWORLDEEWORLD

Part Number

Search

XCV150-6PQ240C

Description
FPGA, 1536 CLBS, 322970 GATES, 250 MHz, PQFP240
CategoryProgrammable logic devices    Programmable logic   
File Size667KB,76 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XCV150-6PQ240C Overview

FPGA, 1536 CLBS, 322970 GATES, 250 MHz, PQFP240

XCV150-6PQ240C Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeQFP
package instructionPLASTIC, QFP-240
Contacts240
Reach Compliance Codeunknow
maximum clock frequency333 MHz
Combined latency of CLB-Max0.6 ns
JESD-30 codeS-PQFP-G240
JESD-609 codee0
length32 mm
Humidity sensitivity level3
Configurable number of logic blocks864
Equivalent number of gates164674
Number of entries166
Number of logical units3888
Output times166
Number of terminals240
Maximum operating temperature85 °C
Minimum operating temperature
organize864 CLBS, 164674 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Encapsulate equivalent codeQFP240,1.3SQ,20
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
Peak Reflow Temperature (Celsius)225
power supply1.2/3.6,2.5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width32 mm
Product Obsolete/Under Obsolescence
0
R
Virtex™ 2.5 V
Field Programmable Gate Arrays
0
0
DS003-1 (v4.0) March 1, 2013
Product Specification
Features
Fast, high-density Field Programmable Gate Arrays
- Densities from 50k to 1M system gates
- System performance up to 200 MHz
- 66-MHz PCI Compliant
- Hot-swappable for Compact PCI
Multi-standard SelectIO™ interfaces
- 16 high-performance interface standards
- Connects directly to ZBTRAM devices
Built-in clock-management circuitry
- Four dedicated delay-locked loops (DLLs) for
advanced clock control
- Four primary low-skew global clock distribution
nets, plus 24 secondary local clock nets
Hierarchical memory system
- LUTs configurable as 16-bit RAM, 32-bit RAM,
16-bit dual-ported RAM, or 16-bit Shift Register
- Configurable synchronous dual-ported 4k-bit
RAMs
- Fast interfaces to external high-performance RAMs
Flexible architecture that balances speed and density
- Dedicated carry logic for high-speed arithmetic
- Dedicated multiplier support
- Cascade chain for wide-input functions
- Abundant registers/latches with clock enable, and
dual synchronous/asynchronous set and reset
- Internal 3-state bussing
- IEEE 1149.1 boundary-scan logic
- Die-temperature sensor diode
Supported by FPGA Foundation™ and Alliance
Development Systems
- Complete support for Unified Libraries, Relationally
Placed Macros, and Design Manager
- Wide selection of PC and workstation platforms
SRAM-based in-system configuration
- Unlimited re-programmability
- Four programming modes
0.22
μm
5-layer metal process
100% factory tested
Description
The Virtex FPGA family delivers high-performance,
high-capacity programmable logic solutions. Dramatic
increases in silicon efficiency result from optimizing the new
architecture for place-and-route efficiency and exploiting an
aggressive 5-layer-metal 0.22
μm
CMOS process. These
advances make Virtex FPGAs powerful and flexible alterna-
tives to mask-programmed gate arrays. The Virtex family
comprises the nine members shown in
Table 1.
Building on experience gained from previous generations of
FPGAs, the Virtex family represents a revolutionary step
forward in programmable logic design. Combining a wide
variety of programmable system features, a rich hierarchy of
fast, flexible interconnect resources, and advanced process
technology, the Virtex family delivers a high-speed and
high-capacity programmable logic solution that enhances
design flexibility while reducing time-to-market.
Table 1:
Virtex Field Programmable Gate Array Family Members
Device
XCV50
XCV100
XCV150
XCV200
XCV300
XCV400
XCV600
XCV800
XCV1000
System Gates
57,906
108,904
164,674
236,666
322,970
468,252
661,111
888,439
1,124,022
CLB Array
16x24
20x30
24x36
28x42
32x48
40x60
48x72
56x84
64x96
Logic Cells
1,728
2,700
3,888
5,292
6,912
10,800
15,552
21,168
27,648
Maximum
Available I/O
180
180
260
284
316
404
512
512
512
Block RAM
Bits
32,768
40,960
49,152
57,344
65,536
81,920
98,304
114,688
131,072
Maximum
SelectRAM+™ Bits
24,576
38,400
55,296
75,264
98,304
153,600
221,184
301,056
393,216
© 2001-2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS003-1 (v4.0) March 1, 2013
Product Specification
www.xilinx.com
1-800-255-7778
Module 1 of 4
1
LED display chromaticity processing technology
Various chromaticity processing technologies   1. Selection of primary color wavelength   LED display screens are widely used in various industries, and different application sites have different requ...
探路者 LED Zone
f769Create the first project template
[i=s]This post was last edited by star_66666 on 2016-12-8 00:12[/i] [align=left][font=宋体]Let's start with the configuration of the development environment. My personal habit is to use[/font]KEIL[font=...
star_66666 stm32/stm8
Creative sharing: "Starlight" LED clock
It just so happens that the PCB I made for the prototype has been returned today, so I'll have a sneak peek.The back has an ATMEL ATmega48 as the main controller. The front is the digital display. Wit...
cruelfox Creative Market
Help!! I want to make a smart weight scale.
[font=黑体][size=6]Is there any expert who can explain to me how to use the CZL-A pressure sensor? ? ? I am a beginner. [/size][/font]...
猪猪123 51mcu
Help: Mobile phone related research and development
I am a senior in college, studying software engineering. I am quite familiar with C and have done several simple designs on the .NET platform. I found a job not long ago, in a mobile communication equ...
snowie Embedded System
【LPC54100】Summary
[i=s]This post was last edited by Qiangzi00001 on 2015-5-25 00:43[/i] :Sad::Sad: I have been busy lately and a little too busy{:1_85:}{:1_85:}. Originally, I wanted to use ADXL345 to make a pedometer....
强仔00001 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 937  821  128  2055  466  19  17  3  42  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号