EEWORLDEEWORLDEEWORLD

Part Number

Search

IRKK230-12EJ

Description
Silicon Controlled Rectifier, 361.1A I(T)RMS, 1200V V(DRM), 1200V V(RRM), 1 Element
CategoryAnalog mixed-signal IC    Trigger device   
File Size60KB,1 Pages
ManufacturerInternational Rectifier ( Infineon )
Websitehttp://www.irf.com/
Download Datasheet Parametric View All

IRKK230-12EJ Overview

Silicon Controlled Rectifier, 361.1A I(T)RMS, 1200V V(DRM), 1200V V(RRM), 1 Element

IRKK230-12EJ Parametric

Parameter NameAttribute value
MakerInternational Rectifier ( Infineon )
package instructionFLANGE MOUNT, R-PXFM-X5
Reach Compliance Codeunknown
Shell connectionISOLATED
Nominal circuit commutation break time25 µs
ConfigurationSINGLE WITH BUILT-IN FREE-WHEELING DIODE
Critical rise rate of minimum off-state voltage100 V/us
JESD-30 codeR-PXFM-X5
Number of components1
Number of terminals5
Maximum operating temperature125 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Certification statusNot Qualified
Maximum rms on-state current361.1 A
Off-state repetitive peak voltage1200 V
Repeated peak reverse voltage1200 V
surface mountNO
Terminal formUNSPECIFIED
Terminal locationUNSPECIFIED
Trigger device typeSCR
Embedded fingerprint recognition system
Has anyone done embedded fingerprint recognition? Can you send the relevant information to my email address collegeml@gmail.com? I have searched the Internet for a long time but have no clue. Thank yo...
slevin Embedded System
EEWORLD University Hall ---- Learn HLS with me
Learn HLS with me : https://training.eeworld.com.cn/course/4854This series of teaching videos is led by Xilinx senior strategic application engineers to guide you from scratch, step by step to master ...
抛砖引玉 FPGA/CPLD
The ip core generates RAM, perfect simulation, but there are still some small details I would like to ask the masters
[i=s] This post was last edited by 调戏、和尚/ on 2015-7-29 20:43 [/i] [postbg]bg8.png[/postbg][size=3][b]Single-port RAM 1024*8 size generated by IP core[/b][/size] The simulation diagram has come out, it...
调戏、和尚/ FPGA/CPLD
Unpack and evaluate to win prizes - you are just one unpacking away from truly owning it!
[font=微软雅黑][size=3]What have you taken apart recently? Why? To repair? To modify? [/size][/font][font=微软雅黑][size=3]Or just to take it apart to find out what it is, and to improve your own hands-on ski...
eric_wang Making friends through disassembly
Please introduce the specific model of DSP
Please introduce the specific model of DSPMy requirements are as follows: 1. Main frequency 50M+; 2. ADC channels 8+, accuracy 8-12 bits (preferably adjustable, like MSP430), internal resistance shoul...
shushu DSP and ARM Processors
Why can't SPI0i be enabled?
I used the manufacturer's SPI example to test, but the program could not run. After checking line by line, I found that the program paused when it reached SPI0_enable. I could run past this line in th...
hujj GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2374  2915  998  1064  1556  48  59  21  22  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号