DM74LS373WMX datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM74LS373WMX

DM74LS373WMX: DescriptionBus Driver, LS Series, 1-Func, 8-Bit, True Output, TTL, PDSO20, 0.300 INCH, MS-013, SOIC-20; Categorylogic logic; File Size88KB，8 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

DM74LS373WMX Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DM74LS373WMX	-	-	View	Buy Now

DM74LS373WMX Overview

Bus Driver, LS Series, 1-Func, 8-Bit, True Output, TTL, PDSO20, 0.300 INCH, MS-013, SOIC-20

DM74LS373WMX Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	SOIC
package instruction	SOP, SOP20,.4
Contacts	20
Reach Compliance Code	unknown
series	LS
JESD-30 code	R-PDSO-G20
JESD-609 code	e0
length	12.8 mm
Load capacitance (CL)	45 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.024 A
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP20,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	40 mA
Prop。Delay @ Nom-Sup	18 ns
propagation delay (tpd)	26 ns
Certification status	Not Qualified
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.5 mm

Preview

Download Datasheet

View All

DM74LS373 • DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

April 1986

Revised March 2000

DM74LS373 • DM74LS374

3-STATE Octal D-Type Transparent Latches

and Edge-Triggered Flip-Flops

General Description

These 8-bit registers feature totem-pole 3-STATE outputs

designed specifically for driving highly-capacitive or rela-

tively low-impedance loads. The high-impedance state and

increased high-logic level drive provide these registers with

the capability of being connected directly to and driving the

bus lines in a bus-organized system without need for inter-

face or pull-up components. They are particularly attractive

for implementing buffer registers, I/O ports, bidirectional

bus drivers, and working registers.

The eight latches of the DM74LS373 are transparent D-

type latches meaning that while the enable (G) is HIGH the

Q outputs will follow the data (D) inputs. When the enable

is taken LOW the output will be latched at the level of the

data that was set up.

The eight flip-flops of the DM74LS374 are edge-triggered

D-type flip flops. On the positive transition of the clock, the

Q outputs will be set to the logic states that were set up at

the D inputs.

A buffered output control input can be used to place the

eight outputs in either a normal logic state (HIGH or LOW

logic levels) or a high-impedance state. In the high-imped-

ance state the outputs neither load nor drive the bus lines

significantly.

The output control does not affect the internal operation of

the latches or flip-flops. That is, the old data can be

retained or new data can be entered even while the outputs

are OFF.

Features

Choice of 8 latches or 8 D-type flip-flops in a single

package

3-STATE bus-driving outputs

Full parallel-access for loading

Buffered control inputs

P-N-P inputs reduce D-C loading on data lines

Ordering Code:

Order Number

DM74LS373WM

DM74LS373SJ

DM74LS373N

DM74LS374WM

DM74LS374SJ

IDM29901NC

Package Number

M20B

M20D

N20A

M20B

M20D

N20A

Package Description

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide

20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide

20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS006431

www.fairchildsemi.com

DM74LS373WMX Related Products

	DM74LS373WMX	DM74LS373SJX	DM74LS373CW
Description	Bus Driver, LS Series, 1-Func, 8-Bit, True Output, TTL, PDSO20, 0.300 INCH, MS-013, SOIC-20	Bus Driver, LS Series, 1-Func, 8-Bit, True Output, TTL, PDSO20, 5.30 MM, EIAJ TYPE2, SOP-20	Bus Driver, LS Series, 1-Func, 8-Bit, True Output, TTL, WAFER
Maker	Fairchild	Fairchild	Fairchild
Parts packaging code	SOIC	SOIC	WAFER
package instruction	SOP, SOP20,.4	SOP, SOP20,.3	DIE,
Reach Compliance Code	unknown	unknown	unknown
Is it Rohs certified?	incompatible	incompatible	-
Contacts	20	20	-
series	LS	-	LS
JESD-30 code	R-PDSO-G20	-	X-XUUC-N20
Logic integrated circuit type	BUS DRIVER	-	BUS DRIVER
Number of digits	8	-	8
Number of functions	1	-	1
Number of ports	2	-	2
Number of terminals	20	-	20
Maximum operating temperature	70 °C	-	70 °C
Output characteristics	3-STATE	-	3-STATE
Output polarity	TRUE	-	TRUE
Package body material	PLASTIC/EPOXY	-	UNSPECIFIED
encapsulated code	SOP	-	DIE
Package shape	RECTANGULAR	-	UNSPECIFIED
Package form	SMALL OUTLINE	-	UNCASED CHIP
propagation delay (tpd)	26 ns	-	27 ns
Certification status	Not Qualified	-	Not Qualified
Maximum supply voltage (Vsup)	5.25 V	-	5.25 V
Minimum supply voltage (Vsup)	4.75 V	-	4.75 V
Nominal supply voltage (Vsup)	5 V	-	5 V
surface mount	YES	-	YES
technology	TTL	-	TTL
Temperature level	COMMERCIAL	-	COMMERCIAL
Terminal form	GULL WING	-	NO LEAD
Terminal location	DUAL	-	UPPER

Recommended Resources

MC-1590 IF amplifier circuit diagram

Voice recording and playback circuit

NE555 as negative voltage generator circuit diagram

DC regulated power supply with constant current load

High-precision staircase wave generator circuit diagram

Circuit diagram of self-made alarm device for preventing communication cable theft cutting

How to write the adodc program written by EVC to access the SQLCE database into the system image: Hello everyone: How can I add the program written in EVC that uses adodc3.0 to access the SQLCE database to the CE system image? I have added the dynamic libraries used by adodc and SQLCE to the syste...; helyboy_1999 Embedded System

[Video] In-depth understanding: SoC FPGA power supply: [i=s]This post was last edited by chenzhufly on 2014-11-4 11:25[/i] [size=4][color=#0000ff]As the title says: This section talks about the power supply of SoC FPGA. By learning from this video, you ca...; chenzhufly FPGA/CPLD

Grounding of monitoring system and lightning protection grounding 2009 thinking [transfer]: Grounding of monitoring system and grounding of lightning protection Is there any contradiction between grounding of monitoring system and grounding of lightning protection? Yes!!! Some lightning prot...; xyh_521 Industrial Control Electronics

There are 4.2 billion welding magnifying glasses on our forum. If you don't believe me, go and see for yourself.: :lol Look at this picture first and you will understandI think this is because the data is not limited and overflowed. Look at this and you will understand:...; wstt Talking

I saw the news yesterday that more than 100 universities in my country have opened Internet of Things majors. What do you think?: Let me first talk about my opinion. I think that opening the Internet of Things as a major is a deliberate attempt to expand enrollment. This industry itself is not out of the scope of communications ...; wstt Talking

What do some macros (such as HCI_RESET) in the USB Bluetooth adapter driver hci_usb.c under Linux mean?: What do the following macros mean and what are they used for? #define HCI_IGNORE 0x01 #define HCI_RESET 0x02 #define HCI_DIGIANSWER 0x04 #define HCI_SNIFFER 0x08 #define HCI_BROKEN_ISOC 0x10 #define H...; seewei Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components