Pin and function compatible with FCT88915T, MC88915T
5 non-inverting outputs, one inverting output, one 2x output, one ÷2
output; all outputs are TTL-compatible
3-State outputs
Duty cycle distortion < 500ps (max.)
32/–16mA drive at CMOS output voltage levels
V
CC
= 3.3V ± 0.3V
Inputs can be driven by 3.3V or 5V components
Available in 28 pin PLCC and SSOP packages
IDT74FCT388915T
70/100/133/150
DESCRIPTION:
The FCT388915T uses phase-lock loop technology to lock the fre-
quency and phase of outputs to the input reference clock. It provides low
skew clock distribution for high performance PCs and workstations. One of
the outputs is fed back to the PLL at the FEEDBACK input resulting in
essentially zero delay across the device. The PLL consists of the phase/
frequency detector, charge pump, loop filter and VCO. The VCO is
designed for a 2Q operating frequency range of 40MHz to f2Q Max.
The FCT388915T provides 8 outputs, the
Q5
output is inverted from the
Q outputs. The 2Q runs at twice the Q frequency and Q/2 runs at half the
Q frequency.
The FREQ_SEL control provides an additional ÷ 2 option in the output
path. PLL _EN allows bypassing of the PLL, which is useful in static test
modes. When PLL_EN is low, SYNC input may be used as a test clock. In
this test mode, the input frequency is not limited to the specified range and
the polarity of outputs is complementary to that in normal operation (PLL_EN
= 1). The LOCK output attains logic HIGH when the PLL is in steady-state
phase and frequency lock. When OE/RST is low, all the outputs are put in
high impedance state and registers at Q,
Q
and Q/2 outputs are reset.
The FCT388915T requires one external loop filter component as
recommended in Figure 3.
FUNCTIONAL BLOCK DIAGRAM
FEEDBAC K
Voltage
Controlled
Oscilator
LF
REF_SEL
PLL_EN
0
1
M ux
2Q
(
÷
1)
(
÷
2)
1M
0
u
x
D
Q
LO CK
SYNC (0)
SYNC (1)
0M
u
1x
Phase/Freq.
Detector
Charge Pum p
Q0
Divide
-By-2
FR EQ _SEL
OE/RST
CP R Q
D
CP R
D
CP R
D
CP R
D
CP R
D
CP R
D
CP R
Q
Q
Q
Q
Q1
Q2
Q
Q3
Q
Q4
Q5
Q/2
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
1
c
1999 Integrated Device Technology, Inc.
OCTOBER 1999
DSC-4243/2
IDT74FCT388915T
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
OE/RST
GND
V
CC
Q5
Q4
V
CC
27
GND
Q5
V
CC
OE/RST
FEEDBACK
REF_SEL
SYNC(0)
V
CC
(AN)
LF
GND(AN)
SYNC(1)
FREQ_SEL
GND
Q0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
SO28-7
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Q4
V
CC
2Q
Q/2
GND
Q3
V
CC
Q2
GND
LOCK
PLL_EN
GND
Q1
V
CC
GND(AN)
SYNC(1)
10
11
12
13
14
15
16
17
18
20
19
GND
LOCK
SYNC(0)
V
CC
(AN)
LF
7
8
9
J28-1
23
22
21
Q3
V
CC
Q2
FEEDBK
REF_SEL
5
6
4
3
2
1
28
26
25
24
Q/2
GND
GND
Q0
Q1
GND
V
CC
SSOP
TOP VIEW
FREQ_SEL
PLCC
TOP VIEW
PIN DESCRIPTION
Pin Name
SYNC(0)
SYNC(1)
REF_SEL
FREQ_SEL
FEEDBACK
LF
Q0-Q4
Q5
2Q
Q/2
LOCK
OE/RST
PLL_EN
I/O
I
I
I
I
I
I
O
O
O
O
O
I
I
Reference clock input.
Reference clock input.
Chooses reference between SYNC (0) & SYNC (1). (Refer to functional block diagram)
Selects between ÷ 1 and ÷ 2 frequency options. (Refer to functional block diagram)
Feedback input to phase detector.
Input for external loop filter connection.
Clock output.
Inverted clock output.
Clock output (2 x Q frequency).
Clock output (Q frequency ÷ 2).
Indicates phase lock has been achieved (HIGH when locked).
Asynchronous reset (active LOW) and output enable (active HIGH). When HIGH, outputs are enabled. When
LOW, outputs are in HIGH impedance.
Disables phase-lock for low frequency testing. (Refer to functional block diagram)
Description
2
PLL_EN
2Q
IDT74FCT388915T
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
TERM(2)
V
TERM(3)
V
TERM(4)
T
STG
I
OUT
Description
Terminal Voltage with Respect to GND
Terminal Voltage with Respect to GND
Terminal Voltage with Respect to GND
Storage Temperature
DC Output Current
Max.
–0.5 to +4.6
–0.5 to +7
–0.5 to V
CC
+0.5
–65 to +150
–60 to +60
Unit
V
V
V
°C
mA
CAPACITANCE
(T
A
= +25°C, f = 1.0MH
Z
)
Symbol
C
IN
C
OUT
Parameter
(1)
Input Capacitance
Output
Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
Typ.
4.5
5.5
Max.
6
8
Unit
pF
pF
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
2. V
CC
terminals.
3. Input terminals.
4. Outputs and I/O terminals.
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: T
A
= 0°C to +70°C, V
CC
= 3.3V ± 0.3V; Industrial: T
A
= –40°C to +85°C, V
CC
= 3V ± 0.3%
Symbol
V
IH
V
IL
I
IH
I
IL
I
OZH
I
OZL
V
IK
I
ODH
I
ODL
V
OH
V
OL
V
H
I
CCL
I
CCH
I
CCZ
Parameter
Input HIGH Level
Input LOW Level
Input HIGH Current
Input LOW Current
High Impedance Output Current
(3-State Output Pins)
Clamp Diode Voltage
Output Drive Current
Output Drive Current
Output HIGH Voltage
Output LOW Voltage
Input Hysteresis
Quiescent Power Supply Current
V
CC
= Min., I
IN
= –18mA
V
CC
= Max., V
IN
= V
IH
or V
IL
, V
O
= 1.5V
(3)
V
CC
= Max., V
IN
= V
IH
or V
IL
, V
O
= 1.5V
(3)
V
CC
= Min.
V
CC
= Min.
—
V
CC
= Max., V
IN
= GND or V
CC
(Test mode)
I
OH
= –16mA
I
OL
= 32mA
V
CC
= Max.
Test Conditions
(1)
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
CC
= Max.
V
I
= 5.5V
V
I
= GND
V
O
= V
CC
V
O
= GND
Min.
2
–0.5
—
—
—
—
—
–36
50
2.4
(4)
—
—
—
Typ.
(2)
—
—
—
—
—
—
–0.7
—
—
3
0.3
100
2
Max.
5.5
0.8
±1
±1
±1
±1
–1.2
—
—
—
0.5
—
6
Unit
V
V
µA
µA
µA
µA
V
mA
mA
V
V
mV
mA
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. V
OH
= V
CC
- 0.6V at rated current.
3
IDT74FCT388915T
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICS
Symbol
∆I
CC
I
CCD
C
PD
I
C
Parameter
Quiescent Power Supply Current
TTL Inputs HIGH
Dynamic Power Supply Current
(4)
Power Dissipation Capacitance
Total Power Supply Current
(6)
V
CC
= Max.
V
IN
= V
CC
–2.1V
(3)
V
CC
= Max.
All Outputs Open
50% Duty Cycle
V
CC
= Max.
PLL_EN = 1, LOCK = 1, FEEDBACK = Q4
SYNC frequency = 50MHz. All bits loaded with 15pF
V
CC
= Max.
PLL_EN = 1, LOCK = 1, FEEDBACK = Q4
SYNC frequency = 50MHz. All bits loaded with 50Ω Thevenin
termination and 20pF
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25°C ambient.
3. Per TTL driven input. All other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. It is derived with Q frequency as the reference.
5. Values for these conditions are examples of the I
CC
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f) + I
LOAD
I
CC
= Quiescent Current (I
CCL
,
I
CCH
and I
CCZ
)
∆I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f = 2Q Frequency
I
LOAD
= Dynamic Current due to load.
Test Conditions
(1)
V
IN
= V
CC
–0.6V
(3)
V
IN
= V
CC
V
IN
= GND
Min.
—
—
—
—
Typ.
(2)
2
0.2
15
30
Max.
30
0.3
25
60
Unit
µA
mA/
MHz
pF
mA
—
90
120
mA
SYNCH INPUT TIMING REQUIRMENTS
Symbol
T
RISE/FALL
Frequency
Duty Cycle
Parameter
Rise/Fall Times, SYNC inputs
(0.8V to 2V)
Input Frequency, SYNC Inputs
Input Duty Cycle, SYNC Inputs
Min.
—
10
(1)
25%
Max.
3
2Q fmax
75%
Unit
ns
MHz
—
OUTPUT FREQUENCY SPECIFICATIONS
Max.
(2)
Symbol
f2Q
fQ
fQ/2
Parameter
Operating frequency 2Q Output
Operating frequency Q0-Q4,
Q5
Outputs
Operating frequency Q/2 Output
Min.
40
20
10
70
70
35
17.5
100
100
50
25
133
(3)
133
66.7
33.3
150
(3)
150
75
37.5
Unit
MHz
MHz
MHz
NOTES:
1. Note 7 in "General AC Specification Notes" and Figure 3 describes this specification and its actual limits depending on the feedback connection.
2. Maximum operating frequency is guaranteed with the part in a phase locked condition and all outputs loaded.
3. At this frequency, 2Q cannot be used as feedback.
4
IDT74FCT388915T
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE (COMMERCIAL)
Symbol
t
RISE/FALL
All Outputs
t
PULSE WIDTH (3)
Q,
Q,
Q/2 outputs
(3)
t
PULSE WIDTH
2Q Output
(3)
t
PD
SYNC-FEEDBACK
(3)
t
SKEW
r
(rising)
(3,4)
t
SKEW
f
(falling)
(3,4)
t
SKEW
all
(3,4)
t
LOCK(6)
t
PZH
t
PZL
t
PHZ
t
PLZ
Parameter
Rise/Fall Time
(between 0.8V and 2V)
Output Pulse Width
Q0-Q4,
Q5,
Q/2, @ 1.5V
Output Pulse Width
2Q @ 1.5V
SYNC input to FEEDBACK delay
Load = 50Ω to V
CC
/2, C
L
= 20pF
(measured at SYNC0 or 1 and FEEDBACK input pins) 0.1µ F from LF to Analog GND
(5)
Output to Output Skew between outputs 2Q, Q0-Q4,
Q/2 (rising edges only)
Output to Output Skew
between outputs Q0-Q4 (falling edges only)
Output to Output Skew
2Q, Q/2, Q0-Q4 rising,
Q5
falling
Time required to acquire Phase-Lock from time
SYNC input signal is received
Output Enable Time
OE/RST (LOW-to-HIGH) to Q, 2Q, Q/2,
Q
Output Disable Time
OE/RST (HIGH-to-LOW) to Q, 2Q, Q/2,
Q
Load = 50Ω to V
CC
/2, C
L
= 20pF
Condition
(1)
Load = 50Ω to V
CC
/2, C
L
= 20pF
Min.
0.2
(2)
Max.
2
Unit
ns
ns
ns
ns
ps
ps
ps
ms
ns
ns
Load = 50Ω to V
CC
/2, C
L
= 20pF 0.5t
CYCLE
– 0.8
(5)
0.5t
CYCLE
+ 0.8
(5)
0.5t
CYCLE
– 1
(5)
+0.3
—
—
—
1
(2)
3
(2)
3
(2)
0.5t
CYCLE
+ 1
(5)
+1.3
600
250
800
10
14
14
GENERAL AC SPECIFICATION NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested.
3. These specifications are guaranteed but not production tested.
4. Under equally loaded conditions, as specified under test conditions and at a fixed temperature and voltage.
5. t
CYCLE
= 1/frequency at which each output (Q,
Q,
Q/2 or 2Q) is expected to run.
6. With V
CC
fully powered-on and an output properly connected to the FEEDBACK pin, t
[i=s]This post was last edited by paulhyde on 2014-9-15 03:16[/i] The device list is out. What do you think will be tested in the instrumentation category this year? ? ?...
[align=left]Which standard is used for the peak voltage test of the DS pin of MOS tube? [/font]:time:[/align][align=left][/align][align=left][font=宋体] [/font][/align] eeworldpostqq...
[i=s] This post was last edited by yangshoot on 2015-5-10 07:43 [/i] After downloading the schematic and opening it, I found that the component packages are also provided, which makes it easy. However...
How to arrange the data flow reasonably so that it can be executed smoothly without conflict between the execution units of DSP is still a very important problem faced by DSP developers. Due to the co...
I recently used ADAU1701 DSP, but there was a problem. The sound was intermittent after turning on the power. Later, I changed the 3.3nF capacitor of PLL_LF to a larger one, but I still don't understa...
1. Introduction
Since the 1980s, with the continuous development of automotive electronic technology, there are more and more electronic control units in automobiles, such as electronic fuel i...[Details]
0. Introduction
In daily life, we often see some special-purpose vehicles. When these vehicles pass through intersections, they often obtain the right of way at intersections by temporarily op...[Details]
This paper establishes a fuel cell engine test platform based on the NI integrated hardware and software environment. This platform can realize the test and control of fuel cell engines and their a...[Details]
0 Introduction
With the development of society, people pay more and more attention to security work. Monitoring products have been used in various fields instead of being used only in importan...[Details]
Instrument stepper motor
The stepper motor is an open-loop control element that converts electrical pulse signals into angular displacement or linear displacement. In the case of non...[Details]
Product series: PB-B-RS232/485 interface (hereinafter sometimes referred to as "interface") is a product in the PROFIBUS bus bridge series.
The main purpose of the bridge series ...[Details]
At very low temperatures, certain metals and alloys lose their resistance to electric
current
and become
superconductors
. Two parameters that are often measured are the transition ...[Details]
In today's body control module (BCM) designs, savvy engineers are moving away from electromechanical relays whenever possible. Their next step is to eliminate fuses. But is eliminating fuses a nece...[Details]
0 Introduction
There are many types of sensors, and the working principles, measurement targets and measurement environments of different types of sensors vary greatly. The corresponding detection s...[Details]
The demand for improved healthcare environments is endless, so medical imaging equipment with higher resolution is needed to better observe the human body. High resolution brings problems with sign...[Details]
LED is now known as the fourth generation of light sources. High-power LED has many advantages over traditional light sources in outdoor lighting.
1 LED lamps have high light efficiency
C...[Details]
Battery clamps, commonly known as battery connectors, come in two sizes depending on the thickness of the battery terminals. One is the battery clamp used on thick terminals, with a positive termin...[Details]
introduction
When it comes to the production of mobile phone lithium-ion batteries, the first thing that comes to mind is Japan's industrialized mechanical assembly line, NOKIO, MOTOLROLA's st...[Details]
Electrostatic coupling and interference occur when a charged object is close to the input of the circuit being measured. At low impedance, the effects of interference are not noticeable because th...[Details]
This article focuses on closing the feedback loop of an isolated power supply using a TL431 shunt regulator. The article discusses a method to extend the bandwidth of the power supply control loop ...[Details]
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
