EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

DS90CR211MTD/NOPB

Description
QUAD LINE DRIVER, PDSO48, PLASTIC, TSSOP-48
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size243KB,14 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

DS90CR211MTD/NOPB Overview

QUAD LINE DRIVER, PDSO48, PLASTIC, TSSOP-48

DS90CR211MTD/NOPB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTexas Instruments
package instructionTSSOP, TSSOP48,.3,20
Reach Compliance Codeunknown
ECCN codeEAR99
Differential outputYES
Number of drives4
Input propertiesDIFFERENTIAL
Interface integrated circuit typeLINE DRIVER
Interface standardsGENERAL PURPOSE
JESD-30 codeR-PDSO-G48
length12.5 mm
Humidity sensitivity level2
Number of functions4
Number of terminals48
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP48,.3,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
power supply5 V
Certification statusNot Qualified
Maximum receive delay
Maximum seat height1.1 mm
Maximum slew rate48 mA
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width6.1 mm

DS90CR211MTD/NOPB Related Products

DS90CR211MTD/NOPB DS90CR212MTDX/NOPB DS90CR211MTDX/NOPB DS90CR212MTD/NOPB
Description QUAD LINE DRIVER, PDSO48, PLASTIC, TSSOP-48 QUAD LINE RECEIVER, PDSO48, PLASTIC, TSSOP-48 QUAD LINE DRIVER, PDSO48, PLASTIC, TSSOP-48 QUAD LINE RECEIVER, PDSO48, PLASTIC, TSSOP-48
Is it Rohs certified? conform to conform to conform to conform to
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments
package instruction TSSOP, TSSOP48,.3,20 TSSOP, TSSOP48,.3,20 TSSOP, TSSOP48,.3,20 TSSOP, TSSOP48,.3,20
Reach Compliance Code unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99
Input properties DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL
Interface integrated circuit type LINE DRIVER LINE RECEIVER LINE DRIVER LINE RECEIVER
Interface standards GENERAL PURPOSE GENERAL PURPOSE GENERAL PURPOSE GENERAL PURPOSE
JESD-30 code R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48
length 12.5 mm 12.5 mm 12.5 mm 12.5 mm
Humidity sensitivity level 2 2 2 2
Number of functions 4 4 4 4
Number of terminals 48 48 48 48
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
Minimum operating temperature -10 °C -10 °C -10 °C -10 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP TSSOP TSSOP
Encapsulate equivalent code TSSOP48,.3,20 TSSOP48,.3,20 TSSOP48,.3,20 TSSOP48,.3,20
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260 260 260
power supply 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.1 mm 1.1 mm 1.1 mm 1.1 mm
Maximum slew rate 48 mA 80 mA 53 mA 80 mA
Maximum supply voltage 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage 5 V 5 V 5 V 5 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm 0.5 mm 0.5 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 6.1 mm 6.1 mm 6.1 mm 6.1 mm
[Low Power] Low-Power Routing Algorithm for Programmable Logic Arrays to Reduce Glitches
With the increasing popularity of field programmable gate array (FPGA) applications and the emergence of portable and wireless devices, the speed, single chip capacity, cost and reliability of FPGAs i...
cillyfly FPGA/CPLD
FPGA giant Xilinx adjusts strategy to expand market
With Altera launching FPGAs with 65nm process, the world's two largest FPGA giants have started a new round of competition at the 65nm node. However, recently, Zheng Xinnan, marketing director of Xili...
frozenviolet Automotive Electronics
Array definition in SRAM
How do I define an array in an external SRAM? Can you please give me a simple program code for the definition? Thank you...
小喇叭 Microcontroller MCU
FileMapping is abnormal after reading a file with size <= 4096!
Steps: 1) FileMapping reads file 1 with size4096 3) FileMapping reads another file 3, the content in the address returned by MapViewOfFile() is file 2. I wonder if it is a problem at the driver layer?...
xxc555 Embedded System
How to learn the Zigbee development protocol stack
I would like to ask an expert for advice 1) To what extent do I need to master the Zigbee protocol stack? 2) There is a GenericAPP application example in z-stack2007. I don't quite understand the bind...
xuesummer RF/Wirelessly
I will help you translate DATASHEET! FREE
To serve those who love electronics but hate English , please send your DATASHEET to my email: ninglilujun@163.com...
236842518 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 224  525  245  1944  1120  5  11  40  23  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号