EEWORLDEEWORLDEEWORLD

Part Number

Search

IPT1-105-04-SM-D-FL

Description
Rectangular Power Connector, 10 Contact(s), Male, Solder Terminal
CategoryThe connector    The connector   
File Size124KB,2 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

IPT1-105-04-SM-D-FL Overview

Rectangular Power Connector, 10 Contact(s), Male, Solder Terminal

IPT1-105-04-SM-D-FL Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
Reach Compliance Codecompliant
Other featuresSHROUDED
Connector typeRECTANGULAR POWER CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL (50)
Contact completed and terminatedMATTE TIN OVER NICKEL (50)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
empty shellNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial numberIPT1
Mixed contactsNO
Installation typeBOARD
OptionsGENERAL PURPOSE
Shell materialLIQUID CRYSTAL POLYMER
Termination typeSOLDER
Total number of contacts10
UL Flammability Code94V-0
REVISION S
DO NOT
SCALE FROM
THIS PRINT
.060 1.52
02
IPT1-1XX-XX-XX-D-XXX
No OF POS PER ROW
-02 THRU -50
((No OF POS x .1000 [2.540])
+ .0200[.508]) .010[.25]
LEAD STYLE
SEE TABLE 1, SHEET 2
OPTION
(SEE NOTE 11)
-POL: POSITION #1 REMOVED
(USE IPT1-XX-D-P)
-FL: FRICTION LOCK [POS -05 THRU -25]
(USE IPT1-XX-D-FL-X & T-1S64-XX-X)
.100 2.54 REF
01
.200 5.08
C
L
REF
ROW SPECIFICATION
(SEE NOTE 11)
-D: DOUBLE (USE IPT1-XX-D-XX-X)
PLATING SPECIFICATION
-S: SELECTIVE, 30 Au / 50 Ni MIN ON CONTACT,
MATTE TIN TAIL
-SM: SELECTIVE, 30 Au / 50 Ni MIN ON CONTACT,
MATTE TIN TAIL
-L: LIGHT SELECTIVE, 10 Au / 50 Ni MIN ON CONTACT,
MATTE TIN TAIL
SEE NOTE 8
"A"
IPT1-50-D
(SEE NOTE 11)
SEE TABLE 1
.250 6.35
REF
.085 2.16
C1
.020 0.51
REF
.155 3.94
REF
"A"
.025 0.64 SQ
REF
.100 2.54
2 MAX SWAY
(TYP)
(IPT1-150-01-XX-D-XXX SHOWN)
FIG.1
NOTES:
SECTION "A"-"A"
1.
C
REPRESENTS A CRITICAL DIMENSION.
2. MAXIMUM ALLOWABLE CUT FLASH: .010[.25].
3. MINIMUM TERMINAL PUSH OUT FORCE: 2 lbs.
4. MAXIMUM VARIATION BETWEEN PIN ROWS: .005[.13].
5. "END WALLS" AFTER CUTTING SHOULD BE .015+/-.003[.38+/-.08].
6. PARTS TO BE BULK PACKAGED.
7. ALL DIMENSIONS TO BE ABOUT CENTERLINE WITHIN +/-.005[.13].
8. PRESENCE OF VOIDS IS OPTIONAL AND PATTERN TO WHICH THEY
OCCUR IS VARIABLE.
9. -T PLATING OPTION AVAILABLE FOR EXISTING CUSTOMERS ONLY.
10. NOTE DELETED.
11. STANDARD BODIES CAN BE CUT TO POSITION.
FOR -POL & -FL OPTIONS, BODIES MUST BE MOLDED TO POSITION.
-FL: FRICTION LOCK OPTION
(IPT1-110-01-X-D-FL SHOWN)
-POL: POLARIZED OPTION
(IPT1-110-01-X-D-POL SHOWN)
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ARE:
.XX: .01[.3]
.XXX: .005[.13]
.XXXX: .0020[.051]
MATERIAL:
PROPRIETARY NOTE
THIS DOCUMENT CONTAINS INFORMATION
CONFIDENTIAL AND PROPRIETARY TO
SAMTEC, INC. AND SHALL NOT BE REPRODUCED
OR TRANSFERRED TO OTHER DOCUMENTS OR
DISCLOSED TO OTHERS OR USED FOR ANY
PURPOSE OTHER THAN THAT WHICH IT WAS
OBTAINED WITHOUT THE EXPRESSED WRITTEN
CONSENT OF SAMTEC, INC.
DECIMALS
ANGLES
02
20
2
DO NOT SCALE DRAWING
SHEET SCALE: 1:0.4
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail info@SAMTEC.com
code 55322
DESCRIPTION:
01
19
INSULATOR: LCP, UL 94 VO, COLOR: BLACK
CONTACT: PHOS BRONZE, 510, 3/4 HARD
.100 DOUBLE ROW SHROUDED TERMINAL ASSEMBLY
DWG. NO.
T-1S64-06-X
IPT1-XX-D-P
IPT1-1XX-XX-XX-D-XXX
11-05-2002
SHEET
1
OF
2
F:\DWG\MISC\MKTG\IPT1-1XX-XX-XX-D-XXX-MKT.SLDDRW
BY:
DEAN P
Multi-core DSP C6678 SRIO interface debugging record
[size=4]The designed board has reached the SRIO debugging stage. On the board, one V6 and two 6678s are interconnected through 4XSRIO, without a switch in between, and finally the communication betwee...
Aguilera DSP and ARM Processors
Some issues with AMBA AXI and WISHBONE
1 AMBA AHB byte strobe problem For example, my memory is 32 bits wide. ARM is a byte-aligned operation, and the byte is selected by the lower two bits of the address. That is to say, after receiving t...
eeleader FPGA/CPLD
About the processing of clock division in DC script
The clock of the external pin is 400M, divided by 2 to generate 200M script: create_generated_clock -name clk_200 -source clk_400 -divide_by 2 Why does DC display: Error: Required argument 'source_obj...
eeleader FPGA/CPLD
12864 LCD data (very detailed)
I hope it will be helpful to you all. Welcome to study and discuss together....
Michaelkeshu DIY/Open Source Hardware
Show off my DIY MSP430 work
...
tagetage Microcontroller MCU
2.4G PCB Antenna Design
Good antenna design is the most critical factor inobtaining good range and stable throughput in a wirelessapplication. This isespecially true in low power andcompact designs, where antenna space is le...
qin552011373 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 544  2163  2025  2680  2914  11  44  41  54  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号