CAT24FC01GLI-REV-E datasheet, PDF

Datasheet> All Categories > storage> storage> CAT24FC01GLI-REV-E

CAT24FC01GLI-REV-E: DescriptionEEPROM, 128X8, Serial, CMOS, PDIP8, ROHS COMPLIANT, PLASTIC, DIP-8; Categorystorage storage; File Size628KB，10 Pages; ManufacturerCatalyst; Websitehttp://www.catalyst-semiconductor.com/; Environmental Compliance

Download Datasheet Parametric View All

CAT24FC01GLI-REV-E Overview

EEPROM, 128X8, Serial, CMOS, PDIP8, ROHS COMPLIANT, PLASTIC, DIP-8

CAT24FC01GLI-REV-E Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Catalyst
Parts packaging code	DIP
package instruction	DIP,
Contacts	8
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum clock frequency (fCLK)	0.4 MHz
JESD-30 code	R-PDIP-T8
JESD-609 code	e4
length	9.59 mm
memory density	1024 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	8
word count	128 words
character code	128
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128X8
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	4.57 mm
Serial bus type	I2C
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2.5 V
Nominal supply voltage (Vsup)	3 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	7.62 mm
Maximum write cycle time (tWC)	5 ms

Preview

Download Datasheet

View All

CAT24FC01

1-kb I

C Serial EEPROM

FEATURES

400 kHz (2.5 V) I

C bus compatible

2.5 to 5.5 volt operation

Low power CMOS technology

16-byte page write buffer

Industrial and extended temperature ranges

Self-timed write cycle with auto-clear

1,000,000 program/erase cycles

100 year data retention

8-pin DIP, SOIC, TSSOP and MSOP packages

- “Green” package option available

256 x 8 memory organization

Hardware write protect

DESCRIPTION

The CAT24FC01 is a 1-kb Serial CMOS EEPROM

internally organized as 128 words of 8 bits each. Catalyst’s

advanced CMOS technology substantially reduces

device power requirements.

PIN CONFIGURATION

DIP Package (P, L, GL)

VSS

VCC

SCL

SDA

SOIC Package (J, W, GW)

VSS

VCC

SCL

SDA

TSSOP Package (U, Y, GY)

VSS

PIN FUNCTIONS

Pin Name

Function

A0, A1, A2

SDA

SCL

Device Address Inputs

Serial Data/Address

Serial Clock

Write Protect

2.5 V to 5.5 V Power Supply

Ground

MSOP Package (R, Z, GZ)

VSS

VCC

SCL

SDA

VCC

SCL

SDA

VCC

VSS

SDA

SCL

The CAT24FC01 features a 16-byte page write buffer.

The device operates via the I

C bus serial interface and

is available in 8-pin DIP, SOIC, TSSOP and MSOP

packages.

BLOCK DIAGRAM

EXTERNAL LOAD

DOUT

ACK

START/STOP

LOGIC

CONTROL

LOGIC

COLUMN

DECODERS

PROM

SENSE AMPS

SHIFT REGISTERS

WORD ADDRESS

BUFFERS

XDEC

DATA IN STORAGE

HIGH VOLTAGE/

TIMING CONTROL

STATE COUNTERS

SLAVE

ADDRESS

COMPARATORS

* Catalyst Semiconductor is licensed by Philips Corporation to carry

the I

C Bus Protocol.

Characteristics subject to change without notice

Doc. No. 1073, Rev. G

Recommended Resources

high pass filter circuit

Key to dial conversion circuit

Traffic light AC flasher

variable timer

18. Power supply circuit diagram of AST-TE1498 multi-frequency color display

Simplified circuit diagram for driving lights and relay loads

5qzone_Learn avr and c language in 10 days: 5qzone_Learn avr and c language in 10 days...; wu170777 Microchip MCU

2012 Interim Measures for the Procurement of Instruments and Equipment for Blood Testing Laboratories of the Municipal Blood Center (Sample): Chapter I General Provisions Article 1 Blood testing instruments and equipment are an important part of the construction of a blood testing laboratory. The purchasing decision of instruments and equip...; xiaonn Medical Electronics

Questions about run address and load address: When linking the target code, the run address and load address will be mentioned. Question: Is there any difference? If the program is running in flash, are the run address and load address the same? ...; zc85377 Embedded System

Registration for the 2018 STMicroelectronics Motor Control Roadshow in Shenzhen has started~: [b][font=微软雅黑][size=5][url=https://www.st.com/content/st_com/zh/about/events/events.html/motor-control-roadshow-china-2018.html?ecmp=tt8151_cc_enews_sep2018]2018 STMicroelectronics Motor Control Roads...; EEWORLD社区 Motor Drive Control（Motor Control）

【Altera SoC】Single-channel TDC design based on SOPC (1): 1 Construction of the Hardware System After reading the articles "Time-to-Digital Converter Based on Carry Lookahead Delay Chain" and "Delay Chain Test and Metastable Analysis", we started to build a ...; xiaomai516 FPGA/CPLD

GaN RF Circuits and Applications: Compared to GaAs, Si, and SiGe, GaN technology offers ideal material properties for RF power applications such as satellite communications and 5G cellular communications. As shown in Figure 12, GaN do...; 兰博 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components