HD74HC192RP-EL datasheet, PDF - EEWORLD Datasheet

HD74HC192RP-EL: DescriptionHC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PDSO16, FP-16DN; Categorylogic logic; File Size73KB，13 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric View All

HD74HC192RP-EL Overview

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PDSO16, FP-16DN

Parameter Name	Attribute value
Maker	Renesas Electronics Corporation
Parts packaging code	SOIC
package instruction	SOP,
Contacts	16
Reach Compliance Code	compliant
Other features	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK
Counting direction	BIDIRECTIONAL
series	HC/UH
JESD-30 code	R-PDSO-G16
length	9.9 mm
Load/preset input	YES
Logic integrated circuit type	DECADE COUNTER
Operating mode	SYNCHRONOUS
Number of digits	4
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
propagation delay (tpd)	345 ns
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	4.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Trigger type	POSITIVE EDGE
width	3.95 mm

HD74HC192/HD74HC193

Synchronous Up/Down Decade Counter (Dual Clock Line)

Synchronous Up/Donw 4-bit Binary Counter (Dual Clock Line)

Description

The HD74HC192 is a decade counter, and the HD74HC193 is a binary counter. Both counters have two

separate clock inputs, an up count input and a down count input. All outputs of the flip-flops are

simultaneously triggered on the low to high transition of either clock while the other input is held high.

The direction of counting is determined by which input is clocked.

These counters may be preset by entering the desired data on the data A, data B, data C, and data D inputs.

When the load input is taken low the data is loaded independently of either clock input. This feature allows

the counters to be used as divide-by-n counters by modifying the count length with the preset inputs.

In addition both counters can also be cleared. This is accomplished by inputting a high on the clear input.

All 4 internal stages are set to a low level independently of either count input.

Both a borrow and carry output are provided to enable cascading of both up and down counting functions.

The borrow output produces a negative going pulse when the counter underflows and the carry outputs a

pulse when the counter overflows. The counters can be cascaded by connecting the carry and borrow

outputs of one device to the count up and count down inputs, respectively, of the next device.

Features

•

High Speed Operation: t

(Clock Up or Count Down to Q) = 21 ns typ (C

= 50 pF)

High Output Current: Fanout of 10 LSTTL Loads

Wide Operating Voltage: V

= 2 to 6 V

Low Input Current: 1 µA max

Low Quiescent Supply Current: I

(static) = 4 µA max (Ta = 25°C)

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components