EEWORLDEEWORLDEEWORLD

Part Number

Search

LH5116-10F

Description
Standard SRAM, 2KX8, 100ns, CMOS, PDIP24, 0.600 INCH, PLASTIC, DIP-24
Categorystorage    storage   
File Size340KB,19 Pages
ManufacturerSHARP
Websitehttp://sharp-world.com/products/device/
Environmental Compliance
Download Datasheet Parametric Compare View All

LH5116-10F Overview

Standard SRAM, 2KX8, 100ns, CMOS, PDIP24, 0.600 INCH, PLASTIC, DIP-24

LH5116-10F Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSHARP
package instruction0.600 INCH, PLASTIC, DIP-24
Reach Compliance Codeunknown
Maximum access time100 ns
JESD-30 codeR-PDIP-T24
length31 mm
memory density16384 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals24
word count2048 words
character code2000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize2KX8
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height5.3 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width15.24 mm
P
RODUCT
S
PECIFICATION
Integrated Circuits Group
LH5116-10F
16K SRAM
(Model Number: LH511613)
Spec. Issue Date: Oct. 26, 2004
Spec No: EL16X147

LH5116-10F Related Products

LH5116-10F
Description Standard SRAM, 2KX8, 100ns, CMOS, PDIP24, 0.600 INCH, PLASTIC, DIP-24
Is it Rohs certified? conform to
Maker SHARP
package instruction 0.600 INCH, PLASTIC, DIP-24
Reach Compliance Code unknown
Maximum access time 100 ns
JESD-30 code R-PDIP-T24
length 31 mm
memory density 16384 bit
Memory IC Type STANDARD SRAM
memory width 8
Number of functions 1
Number of terminals 24
word count 2048 words
character code 2000
Operating mode ASYNCHRONOUS
Maximum operating temperature 70 °C
organize 2KX8
Package body material PLASTIC/EPOXY
encapsulated code DIP
Package shape RECTANGULAR
Package form IN-LINE
Parallel/Serial PARALLEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED
Certification status Not Qualified
Maximum seat height 5.3 mm
Maximum supply voltage (Vsup) 5.5 V
Minimum supply voltage (Vsup) 4.5 V
Nominal supply voltage (Vsup) 5 V
surface mount NO
technology CMOS
Temperature level COMMERCIAL
Terminal form THROUGH-HOLE
Terminal pitch 2.54 mm
Terminal location DUAL
Maximum time at peak reflow temperature NOT SPECIFIED
width 15.24 mm
The prospects of asp.netr
I am a person who is about to enter ASP. NET. I don't know what the market prospects of ASP. NET are. I would like to know more about it. I hope you can chat with me. Thank you in advance....
zhutaime Embedded System
Python reverses HTML escape characters
[b]What are escape characters[/b][p=26, null, left][color=rgb(51, 51, 51)][font=-apple-system, BlinkMacSystemFont, "]In HTML, characters such as , and & have special meanings ( are used in tags, and &...
clinken MicroPython Open Source section
Warnings when using Keil C51, please give me some advice
I just typed a source program (written in assembly language) according to the book, and the following warning will appear when compiling and linking. How can I avoid this warning? Thank you all*** WAR...
2042 51mcu
I have a question about the official RFFT routine in controlsuite and I hope to get your answer.
[b][align=left][size=12px]I used the official RFFT program and changed the number of analysis points N to 512. The running results are as follows[/size][/align][align=left][size=12px][color=rgb(205, 2...
blues_more Microcontroller MCU
Please help me take a look!
This is a power board, the output is 9V/4A, the output from the transformer is 18V, but now there are several problems! 1. The selection of the self-recovery fuse, 2. The problem of rectification, I f...
ena Power technology
Altera Reference Design - Analog Device Interface Related Design
Analog Devices Link-Port Reference DesignIntroductionThe link-port reference design implements link-port transmitters and receivers in Altera FPGAs. It demonstrates that Altera Stratix and Cyclone dev...
xiaoxin1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1993  1937  2068  787  667  41  39  42  16  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号