8614-00-70-2-YO-4-324-LF datasheet, PDF

8614-00-70-2-YO-4-324-LF: DescriptionBoard Connector, 70 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE; CategoryThe connector The connector; File Size321KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

8614-00-70-2-YO-4-324-LF Overview

Board Connector, 70 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (8)
Contact completed and terminated	GOLD (8)
Contact point gender	MALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	8614
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	70
UL Flammability Code	94V-0

PDM: Rev:A

STATUS:

Released

Printed: Oct 05, 2006

I have a question about whether a barometer can be used for weighing.: I want to ask whether a barometer can be used for weighing. I once wanted to have a balance. I went around the street and asked two people. It seemed that it was not cheap. If I asked too many questio...; wangfuchong Talking

Help with JTAG burning program: I just made a board, but the program won't burn into it. The circuit should be fine, because once by chancethe program burned into it, but it didn't work afterwards. Can you tell me what the reason mi...; xhs162861 Microcontroller MCU

Please help me, why can't the HEX digital tube and OUTS simulation be done? A novice needs help.: module dj (clk_27m,rst_n,fangxiang,sudu,outf,outs,count_gd,HEX1,HEX2,HEX3,HEX4);input clk_27m;input rst_n;input fangxiang;input sudu;input count_gd;output outf,outs;output [6:0]HEX1,HEX2,HEX3,HEX4;reg...; 关耳008 FPGA/CPLD

The problem of signal output affecting the circuit!: I encountered a strange problem. If I assign a signal in the circuit to an output pin, the logic of the entire circuit is wrong. (If it is not output, the logic is correct when observed through other ...; eeleader FPGA/CPLD

A low power consumption reference voltage circuit operating in subthreshold region: A low power consumption reference voltage circuit operating in subthreshold region...; linda_xia Analog electronics

Playing with Zynq Serial 44——[ex63] Image smoothing processing of MT9V034 camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components