EEWORLDEEWORLDEEWORLD

Part Number

Search

AM28F020A-150DEB

Description
Flash, 256KX8, 150ns, CDIP32, HERMETIC SEALED, CERAMIC, DIP-32
Categorystorage    storage   
File Size280KB,35 Pages
ManufacturerAMD
Websitehttp://www.amd.com
Download Datasheet Parametric View All

AM28F020A-150DEB Overview

Flash, 256KX8, 150ns, CDIP32, HERMETIC SEALED, CERAMIC, DIP-32

AM28F020A-150DEB Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAMD
Parts packaging codeDIP
package instructionHERMETIC SEALED, CERAMIC, DIP-32
Contacts32
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Maximum access time150 ns
Other featuresBULK ERASE; EMBEDDED ALGORITHM
command user interfaceYES
Data pollingYES
JESD-30 codeR-GDIP-T32
JESD-609 codee0
length42.1005 mm
memory density2097152 bit
Memory IC TypeFLASH
memory width8
Number of functions1
Number of terminals32
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize256KX8
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP32,.6
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Programming voltage12 V
Certification statusNot Qualified
Maximum seat height5.588 mm
Maximum standby current0.0001 A
Maximum slew rate0.03 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
switch bitNO
typeNOR TYPE
width15.24 mm
FINAL
Am28F020
2 Megabit (256 K x 8-Bit)
CMOS 12.0 Volt, Bulk Erase Flash Memory
DISTINCTIVE CHARACTERISTICS
s
High performance
— Access times as fast as 70 ns
s
CMOS low power consumption
— 30 mA maximum active current
— 100 µA maximum standby current
— No data retention power consumption
s
Compatible with JEDEC-standard byte-wide
32-pin EPROM pinouts
— 32-pin PDIP
— 32-pin PLCC
— 32-pin TSOP
s
10,000 write/erase cycles minimum
s
Write and erase voltage 12.0 V
±5%
s
Latch-up protected to 100 mA from
–1 V to V
CC
+1 V
s
Flasherase Electrical Bulk Chip Erase
— One second typical chip erase time
s
Flashrite Programming
— 10 µs typical byte program time
— 4 s typical chip program time
s
Command register architecture for
microprocessor/microcontroller compatible
write interface
s
On-chip address and data latches
s
Advanced CMOS flash memory technology
— Low cost single transistor memory cell
s
Automatic write/erase pulse stop timer
GENERAL DESCRIPTION
The Am28F020 is a 2 Megabit Flash memory orga-
nized as 256 Kbytes of 8 bits each. AMD’s Flash mem-
ories offer the most cost-effective and reliable read/
write non-volatile random access memor y. The
Am28F020 is packaged in 32-pin PDIP, PLCC, and
TSOP versions. It is designed to be reprogrammed and
erased in-system or in standard EPROM programmers.
Th e Am 28F 020 i s eras ed w hen s h ip ped from
the factory.
The standard Am28F020 offers access times of as fast
as 70 ns, allowing high speed microprocessors to
operate without wait states. To eliminate bus conten-
tion, the device has separate chip enable (CE#) and
output enable (OE#) controls.
AMD’s Flash memories augment EPROM functionality
with in-circuit electrical erasure and programming. The
Am28F020 uses a command register to manage this
functionality, while maintaining a JEDEC-standard 32-
pin pinout. The command register allows for 100% TTL
level control inputs and fixed power supply levels during
erase and programming, while maintaining maximum
EPROM compatibility.
AMD’s Flash technology reliably stores memory con-
tents even after 10,000 erase and program cycles. The
AMD cell is designed to optimize the erase and pro-
gramming mechanisms. In addition, the combination of
advanced tunnel oxide processing and low internal
electric fields for erase and programming operations
produces reliable cycling. The Am28F020 uses a
12.0±5% V
PP
supply input to perform the Flasherase
and Flashrite functions.
The highest degree of latch-up protection is achieved
with AMD’s proprietary non-epi process. Latch-up pro-
tection is provided for stresses up to 100 mA on
address and data pins from –1 V to V
CC
+1 V.
The Am28F020 is byte programmable using 10 µs
programming pulses in accordance with AMD’s
Flashrite programming algorithm. The typical room
temperature programming time of the Am28F020 is
four seconds. The entire chip is bulk erased using 10
ms erase pulses according to AMD’s Flasherase
algorithm. Typical erasure at room temperature is
accomplished in less than one second. The windowed
package and the 15–20 minutes required for EPROM
erasure using ultraviolet light are eliminated.
Commands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine, which
controls the erase and programming circuitry. During
write cycles, the command register internally latches
Publication#
14727
Rev:
F
Amendment/+2
Issue Date:
January 1998
EEWORLD University Hall----Basics of Power Electronics at Southeast University
Southeast University Power Electronics Fundamentals : https://training.eeworld.com.cn/course/4044...
老白菜 Power technology
Filter circuit
How to build a reasonable filter circuit with LM358...
lwxjy Microcontroller MCU
TT50 SMS transparent sending and receiving module
Features of TT50 SMS transparent transceiver module ●No need for users to master GSM and SMS knowledge, no need for complex programming, no need for code conversion, transparently send and receive Chi...
totopper Industrial Control Electronics
Some Chinese information about LM358
[i=s] This post was last edited by paulhyde on 2014-9-15 04:17 [/i] About LM358 The LM358 consists of two independent, high-gain, internally frequency-compensated dual operational amplifiers. It is su...
Leexiaobiao Electronics Design Contest
How can the smart device OCX developed by vc2005 be tested under the vc2005 smart device on a PC?
How can the smart device OCX developed by vc2005 be tested under the vc2005 smart device on a PC?...
weipingid Embedded System
Design of scalable modular multiplication operator with base 4.pdf
Design of scalable modular multiplication operator with base 4.pdf...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2898  2004  2034  2339  1961  59  41  48  40  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号