PDM34089S12TQTR datasheet, PDF

Datasheet> All Categories > storage> storage> PDM34089S12TQTR

PDM34089S12TQTR: DescriptionSRAM; Categorystorage storage; File Size292KB，15 Pages; ManufacturerIXYS

Download Datasheet Parametric View All

PDM34089S12TQTR Overview

SRAM

PDM34089S12TQTR Parametric

Parameter Name	Attribute value
Maker	IXYS
package instruction	,
Reach Compliance Code	compliant

Preview

Download Datasheet

View All

PRELIMINARY

PDM34089

3.3V 64K x 32 Fast CMOS

Synchronous Static RAM

with Burst Counter

Features

Description

The PDM34089 is a 2,097,152 bit synchronous ran-

dom access memory organized as 65,536 x 32 bits. It

is designed with burst mode capability and interface

controls to provide high-performance in second

level cache designs for x86, Pentium, 680x0, and

PowerPC microprocessors. Addresses, write data

and all control signals except output enable are con-

trolled through positive edge-triggered registers.

Write cycles are self-timed and are also initiated by

the rising edge of the clock. Controls are provided to

allow burst reads and writes of up to four words in

length. A 2-bit burst address counter controls the

two least-signiﬁcant bits of the address during burst

reads and writes. The burst address counter selec-

tively uses the 2-bit counting scheme required by the

x86 and Pentium or 680x0 and PowerPC micropro-

cessors as controlled by the mode pin. Individual

write strobes provide byte write for the four 8-bit

bytes of data. An asynchronous output enable sim-

pliﬁes interface to high-speed buses.

Interfaces directly with the x86, Pentium™, 680X0

and PowerPC™ processors

Single 3.3V power supply

Mode selectable for interleaved or linear burst:

Interleaved for x86 and Pentium

Linear for 680x0 and PowerPC

Fast access times:

9, 10, 12 and 15 ns

High-density 64K x 32 architecture with burst

address counter

Fully registered inputs

High-output drive: 30 pF at rated T

Asynchronous output enable

Self-timed write cycle

Separate byte write enables and one global write

enable

Internal burst read/write address counter

Internal registers for address, data, controls

Burst mode selectable

Sleep mode

Packages:

100-pin QFP - (Q)

100-pin TQFP - (TQ)

i486, Pentium are trademarks of Intel Corp. PowerPC is a trademark of the International Business Machines Corporation.

Rev 1.1 - 5/01/98

Recommended Resources

LLC half-bridge resonant power stage circuit diagram

STK1060 audio IC circuit diagram

Electromechanical Controlled DC Amplifier Circuit

Positive voltage source converted to negative power supply circuit diagram

Sequential power supply circuit

Pocket announcer circuit diagram

Problems with startup code in ccs5.2: Hello everyone, I wrote the board startup code in CCS5.2 under XP system. I want to run the startup code first and then run to the main function at startup. How should I set it up? This is my first ti...; 至高无上 DSP and ARM Processors

51 single chip microcomputer can also achieve this effect --- drive color LCD screen to realize instrument panel display: 51 single chip microcomputer can also achieve this effect --- drive color LCD screen to realize instrument panel display [media=swf,500,375]http://player.youku.com/player.php/sid/XNjM3MjE1OTUy/v.swf[/...; gxkj001 51mcu

I just installed protel99SE, but when I created a new project, I found that there was no "schematic document".: No: [url=http://www.meego.cn/home/space.php?uid=36401&do=album&picid=2138721][img]http://image.meego.cn/201003/28/23/36401_12697888159TWu.jpg[/img][/url] What should I do? ? ? ? I am learning protel f...; lx2233456 PCB Design

[Repost] uC/GUI3.32 Application Notes: These are some things I wrote down when I was using uc/GUI a few days ago. They were originally posted on EDACN's bbs. I don't know where they have sunk. I'm reorganizing and posting them here. I'll s...; ayangyzl Embedded System

About the simulation error of MKII in IAR: When emulating with MKII in IAR , it starts running at full speed after downloading the program . After stopping the running, the system prompts Mon Nov 05 16:00:48 2007: The stack 'CStack' is filled ...; dianzijie5 Microchip MCU

What is the working status between PCF8591 and MCU?: Working principle between PCF8591 and MCU...; koenigseggkill 51mcu

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components