EEWORLDEEWORLDEEWORLD

Part Number

Search

BUS-63104-560K

Description
Line Driver, 1 Driver, Hybrid, CDIP24
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size124KB,16 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BUS-63104-560K Overview

Line Driver, 1 Driver, Hybrid, CDIP24

BUS-63104-560K Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerData Device Corporation
Reach Compliance Codecompliant
ECCN codeEAR99
Differential outputYES
Number of drives1
Interface integrated circuit typeLINE DRIVER
JESD-30 codeR-XDIP-T24
JESD-609 codee0
Number of terminals24
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Minimum output swing29 V
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP24,1.1
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5,+-12/+-15 V
Certification statusNot Qualified
Maximum receive delay
Filter level38535V;38534K;883S
surface mountNO
technologyHYBRID
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
BUS-63100 SERIES
MIL-STD-1553 DATA BUS
SINGLE AND DUAL TRANSCEIVERS
BUS-63102
BUS-63105
BUS-63125
DESCRIPTION
The BUS-63100 transceivers are
complete transmitter and receiver
pairs conforming fully to MIL-STD-
1553A and 1553B. Features available
with selected models of this high reli-
ability series include: Smiths and
Harris interface type choices,
+12 V/+15 V power supply voltage
range, variable threshold levels, and
single (24-pin DDIP or square) and
completely independent dual redun-
dant (36-pin DDIP) packaging config-
urations. All models are also available
in flat packs.
The receiver section of the BUS-
63100 series accepts phase-modula-
ted bipolar data from a MIL-STD-1553
Data Bus and produces TTL signal
data at its outputs: RX Data Out and
RX Data Out. These outputs repre-
sent positive and negative variations
of the input data signals beyond an
internally fixed or externally set
threshold level. An external STROBE
input enables or disables the receiver
outputs.
The transmitter section accepts bipo-
lar TTL signal data at its TX Data and
TX Data input lines and produces
phase modulated bipolar data at the
TX Data and TX Data outputs. The
transmitters’ output voltage level is
typically 28 Vpp to 30 Vpp. An exter-
nal input, INHIBIT, takes priority over
the transmitter inputs and disables
the transmitter when activated with a
logic “1.”
The small size and different model
capabilities available with the
BUS-63100 series simplify engineer-
ing design, making it an excellent
choice for interfacing with any
MIL-STD-1553 system.
FEATURES
Conforms Fully to MIL-STD-1553A
and 1553B
Some Models Available to Military
(DESC) Drawings
Model Capabilities:
Single or Dual Redundant
Packaging
-12 V/-15 V Power Supply Voltage
Range Available
Harris or Smith’s I/O Compatibility
Small Size:
Single – 24-Pin DDIP or Square
Dual – 36-Pin DDIP Flat Packs
Low Power
High Reliability – LSI
±V
1553
DATA
BUS
+5 V
RECEIVER STROBE
BI PHASE
TTL DATA
PHASE MODULATED
BIPOLAR DATA
RX Data In
SHORT OR
LONG STUB
COUPLING
ISOLATION
TRANSFORMER
RX Data In
RECEIVER SECTION
COMPARATOR
RX Data
LIMITER
FILTER
RX Data
DECODER
COMPARATOR
TRANSMITTER SECTION
DRIVER
TX Data Out
SHAPING
NETWORK
DRIVER
TX Data Out
SHAPING
NETWORK
TX Data In
TX Data In
ENCODER
TX INHIBIT
FIGURE 1. BUS-63100 BLOCK DIAGRAM
M
DDC Custom Monolithics utilized in this product are copyright under the Semiconductor chip Protection Act.
Share the WEBENCH design process + quickly design an efficient MCU/FPGA power supply using TMS320F2812PGFS as an example
In the modern era of rapid development of semiconductor technology, new CPUs (MCU/FPGA, etc.) emerge in an endless stream. At the same time, the power supply of CPUs has gradually become more complica...
ltbytyn Analogue and Mixed Signal
Unable to download
When I use JTAG to download 149, a message appears:FATAL ERRORSecurity fuse ××ownSession aborted. I cannot download the program.According to the message, the security fuse is broken. But my 149 is new...
baiyun555 Microcontroller MCU
Design of USB virtual serial port in embedded system
In modern embedded systems, asynchronous serial communication interfaces often appear as standard peripherals in single-chip microcomputers and embedded systems. However, as personal computer general ...
huhgu Embedded System
Help: AGC automatic gain control (please help check if this circuit diagram is correct)
Implementation: Is this diagram of AGC automatic gain control correct? How can I modify it? Please help~~...
绿茶 Analog electronics
[Reprint] Processing of inout signals in Verilog
Original address: Processing of inout signals in Verilog Author: bbccy1. The inout port cannot be assigned a value of reg type and therefore cannot be used in the always statement. 2. Conditional stat...
ming1005 FPGA/CPLD
Does the MAX V series CPLD support PLL?
Does the MAX V series CPLD support PLL? What should I do if it does not support it? I need help from an expert. I am currently using QuartusII 11.0, and it does not show that my 5M80ZE64C5N can use PL...
kimi170 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 617  2211  28  1894  1271  13  45  1  39  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号