ASV2-FREQ-D-C-L2 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ASV2-FREQ-D-C-L2

ASV2-FREQ-D-C-L2: DescriptionTTL Output Clock Oscillator, 0.012MHz Min, 133MHz Max, ROHS COMPLIANT PACKAGE-4; CategoryPassive components oscillator; File Size369KB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASV2-FREQ-D-C-L2 Overview

TTL Output Clock Oscillator, 0.012MHz Min, 133MHz Max, ROHS COMPLIANT PACKAGE-4

ASV2-FREQ-D-C-L2 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; BULK
Frequency Adjustment - Mechanical	NO
frequency stability	50%
Manufacturer's serial number	ASV2
Installation features	SURFACE MOUNT
Maximum operating frequency	133 MHz
Minimum operating frequency	0.012 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
Oscillator type	TTL
Output load	15 TTL
physical size	7.0mm x 5.0mm x 1.4mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	40/60 %

Preview

Download Datasheet

View All

7.0 x 5.0 x 1.4mm HCMOS/ TTL COMPATIBE SURFACE MOUNT

LOW PROFILE (1.4max) CRYSTAL CLOCK OSCILLATOR

ASV2 SERIES

FEATURES:

• 1.4 mm max. in height

• HCMOS and TTL compatible, 1.8V to 3.3V

• Tristate Enable / Disable function

• Reflow capable

• Available optional -40

C to 85

C extended temperature

• Seam sealed package

RoHS

Compliant

7.0 x 5.0 x 1.4mm

| | | | | | | | | | | | | | |

APPLICATIONS:

• Clock signaling for

μProcessors,

PC Motherboards & Graphic

Cards

• High load output drive capability applications

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency Range

Operating Temperature

Storage Temperature

Overall Frequency Stability

Supply Voltage (Vdd)

Input Current

Symmetry

Rise time / Fall time (Tr/Tf)

Output Load

Output Voltage

Start-up Time

Tristate Function

Aging at 25°C/year

Absolute Clock Period Jitter

Disable Current

TABLE 1

Frequency

0.012MHz Fo < 0.048MHz

0.048MHz Fo < 1.5MHz

1.5MHz Fo < 20MHz

20MHz Fo < 50MHz

50MHz Fo < 70MHz

70MHz Fo < 125MHz

125MHz Fo 133MHz

ASV2 Series

0.012 MHz to 133.000 MHz

-10° C to + 70° C (see options)

- 55° C to + 125° C

± 100 ppm max. (see options)

3.3 Vdc ± 10% (see options)

See Table 1

40/60 % max.@ 1/2Vdd (see options)

See Table 2

15pF (5TTL) (see options)

VOH = 0.9 * Vdd min. (90% of Vdd)

VOL = 0.4 Vdc max. (10% of Vdd)

8ms max.

"1" (VIH: see table 3) or open: Oscillation

"0" (VIL: see table 3): Hi Z

±5ppm max.

± 40ps max.

10μA max.

TABLE 2

Frequency

3.3Vdd

TABLE 3

Vdd

1.8

2.5

3.3

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

2.5Vdd

1.8Vdd

N/A

Unit: (mA max)

3.3Vdd

2.5Vdd

1.8Vdd

0.012MHz Fo < 1.0MHz

200

N/A

1.0MHz Fo < 20MHz

20MHz Fo < 50MHz

50MHz Fo < 70MHz

70MHz Fo < 125MHz

125MHz Fo 133MHz

N/A

Tr times are measured between 10% & 90% of Vdd with 15pF load.

1.26

1.75

0.5

Revised: 1.09.08

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

27 plc basic logic instructions

AC voltage stabilizing circuit (2)

Single button control switch circuit

Square wave generator with variable pulse width

Public telephone sign light control circuit

Current of OTL amplifier power supply (used for tube amplifiers)

I would like to ask how LPC2478 runs an application with ucos at a non-zero position, and OSCtwSw() cannot pass. Thank you!: I would like to ask you, the same as the title, I run the application of the ucos-II system on LPC2478, there is no problem when it starts at the default configuration 0x00000000. Now I want to start ...; za5862 Real-time operating system RTOS

PSOC6 iDAC7 Test: PSOC6 supports two 7-bit current output DACs with six selectable output ranges. 337032 [/attach] [/align] Let's create a new project to see how the iDAC works. Open PSoC Creater and select File -> New...; littleshrimp MCU

[Video] In-depth understanding: Soc FPGA system performance 2: [color=#00ff][size=4]Introduction: Let's take a look at the interconnection between the CPU and FPGA in SoC FPGA and see how they affect the performance of our entire system. [/size][/color] [color=#0...; chenzhufly FPGA/CPLD

There is a problem with CCS4 "load program", please help...: In CCS4, "connect target" and "load program" are both grayed out, why is this? There is no problem compiling the project, and I can see the .out file in the "DEBUG" of the project file... Please help....; srun3000 DSP and ARM Processors

stc microcontroller eeprom: How to save the data when the power is off?...; huihuihaha 51mcu

Automotive Electronic/Electrical Architecture - Modeling and Evaluation of Real-Time Systems: The core content of "Modeling and Evaluation of Real-time Systems in Automotive Electronic/Electrical Architecture" is to model and evaluate within the scope of automotive electronic/electrical archit...; arui1999 Download Centre

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components