EEWORLDEEWORLDEEWORLD

Part Number

Search

CAT28F512TI-15T

Description
64KX8 FLASH 12V PROM, 150ns, PDSO32, 8 X 20 MM, TSOP-32
Categorystorage    storage   
File Size96KB,16 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Download Datasheet Parametric View All

CAT28F512TI-15T Overview

64KX8 FLASH 12V PROM, 150ns, PDSO32, 8 X 20 MM, TSOP-32

CAT28F512TI-15T Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerON Semiconductor
Parts packaging codeTSOP
package instruction8 X 20 MM, TSOP-32
Contacts32
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time150 ns
Other features100000 PROGRAM/ERASE CYCLES; DATA RETENTION = 10 YEARS
command user interfaceYES
Data pollingNO
Data retention time - minimum10
Durability100000 Write/Erase Cycles
JESD-30 codeR-PDSO-G32
length18.4 mm
memory density524288 bit
Memory IC TypeFLASH
memory width8
Humidity sensitivity level1
Number of functions1
Number of terminals32
word count65536 words
character code64000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize64KX8
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP1
Encapsulate equivalent codeTSSOP32,.8,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply5 V
Programming voltage12 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.00001 A
Maximum slew rate0.03 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
switch bitNO
typeNOR TYPE
width8 mm
CAT28F512
512K-Bit CMOS Flash Memory
FEATURES
s
Fast Read Access Time: 90/120/150 ns
s
Low Power CMOS Dissipation:
Licensed Intel
second source
s
Commercial, Industrial and Automotive
Temperature Ranges
s
Stop Timer for Program/Erase
s
On-Chip Address and Data Latches
s
JEDEC Standard Pinouts:
–Active: 30 mA max (CMOS/TTL levels)
–Standby: 1 mA max (TTL levels)
–Standby: 100
µ
A max (CMOS levels)
s
High Speed Programming:
–10
µ
s per byte
–1 Sec Typ Chip Program
s
12.0V
±
5% Programming and Erase Voltage
–32-pin DIP
–32-pin PLCC
–32-pin TSOP ( 8 x 20)
s
100,000 Program/Erase Cycles
s
10 Year Data Retention
s
"Green" Package Options Available
s
Electronic Signature
DESCRIPTION
The CAT28F512 is a high speed 64K x 8-bit electrically
erasable and reprogrammable Flash memory ideally
suited for applications requiring in-system or after-sale
code updates. Electrical erasure of the full memory
contents is achieved typically within 0.5 second.
It is pin and Read timing compatible with standard
EPROM and EEPROM devices. Programming and Erase
are performed through an operation and verify algo-
rithm. The instructions are input via the I/O bus, using a
two write cycle scheme. Address and Data are latched
to free the I/O bus and address bus during the write
operation.
The CAT28F512 is manufactured using Catalyst’s ad-
vanced CMOS floating gate technology. It is designed
to endure 100,000 program/erase cycles and has a data
retention of 10 years. The device is available in JEDEC
approved 32-pin plastic DIP, 32-pin PLCC or 32-pin
TSOP packages.
BLOCK DIAGRAM
I/O0–I/O7
I/O BUFFERS
ERASE VOLTAGE
SWITCH
WE
COMMAND
REGISTER
PROGRAM VOLTAGE
SWITCH
CE, OE LOGIC
DATA
LATCH
SENSE
AMP
CE
OE
ADDRESS LATCH
Y-GATING
Y-DECODER
524,288 BIT
MEMORY
ARRAY
A0–A15
X-DECODER
VOLTAGE VERIFY
SWITCH
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
1
Doc. No. MD-1084, Rev. K
OPEN_DEVICE Issues
[code] hDev = CreateFile(NDISUIO_DEVICE_NAME, GENERIC_READ | GENERIC_WRITE,0,NULL,OPEN_EXISTING,0,0); if(hDev == INVALID_HANDLE_VALUE) { CString s; s.Format(_T("CreateFile failed::%d") ,GetLastError()...
zhedawhy Embedded System
【OPA388】Signal amplification application design
I received two chips from the forumThe main features are as follows:I plan to design a small signal amplifier circuit to process some small signals such as weighing sensors. The circuit is as follows:...
ccmj4708 Analogue and Mixed Signal
Hardware Design for Analog Isolation
I would like to ask the experts, I need to design a circuit to collect the voltage at both ends of the shunt, but the collection is required after isolation. The differential signal at both ends of th...
cheery60 Analog electronics
Electronic Engineer's Handbook - Commonly Used Materials
Electronic Engineer's Handbook - Commonly Used Materials...
heyuanbing Analog electronics
Power supply issues for DSP6000
[b][color=#0099][size=3]1. DSP6000 power-on sequence problem[/size][/color][/b][p=20, null, left][color=rgb(51, 51, 51)][font=Arial][size=3]DSP is indeed a freak. Two common problems are: (1) unable t...
Jacktang DSP and ARM Processors
[I] [FPGA Learning Series - Preparation] Software Download and Unpacking Instructions
:Laugh:[size=7][color=red]Network disk link updated, 20130815[/color][/size]In order to develop in the same development environment and reduce the occurrence of compatibility issues, it is recommended...
kdy FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 927  189  249  567  251  19  4  6  12  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号