XCR3128-15PQ84C datasheet, PDF

Datasheet> All Categories > XCR3128-15PQ84C

Preview

XCR3128-15PQ84C: DescriptionXCR3128: 128 Macrocell CPLD; File Size116KB，18 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet View All

XCR3128-15PQ84C Overview

XCR3128: 128 Macrocell CPLD

Preview

Download Datasheet

View All

APPLICATION NOTE

XCR3128: 128 Macrocell CPLD

14*

DS034 (v1.2) August 10, 2000

Product Specification

Introduction

•

Industry's first TotalCMOS™ PLD - both CMOS design

and process technologies

Fast Zero Power (FZP™) design technique provides

ultra-low power and very high speed

IEEE 1149.1-compliant, JTAG Testing Capability

- Four pin JTAG interface (TCK, TMS, TDI, TDO)

- IEEE 1149.1 TAP Controller

- JTAG commands include: Bypass, Sample/Preload,

Extest, Usercode, Idcode, HighZ

3.3V, In-System Programmable (ISP) using the JTAG

interface

- On-chip supervoltage generation

- ISP commands include: Enable, Erase, Program,

Verify

- Supported by multiple ISP programming plat-

forms

High speed pin-to-pin delays of 10 ns

Ultra-low static power of less than 100

µA

100% routable with 100% utilization while all pins and

all macrocells are fixed

Deterministic timing model that is extremely simple to

use

Four clocks available

Programmable clock polarity at every macrocell

Support for asynchronous clocking

Innovative XPLA™ architecture combines high-speed

with extreme flexibility

1000 erase/program cycles guaranteed

20 years data retention guaranteed

Logic expandable to 37 product terms

PCI compliant

Advanced 0.5µ E

CMOS process

Security bit prevents unauthorized access

Design entry and verification using industry standard

and Xilinx CAE tools

Reprogrammable using industry standard device

programmers

Innovative control term structure provides either sum

terms or product terms in each logic block for:

- Programmable 3-state buffer

- Asynchronous macrocell register preset/reset

- Programmable global 3-state pin facilitates "bed of

nails" testing without using logic resources

- Available in PLCC, VQFP, and PQFP packages

- Available in both commercial and industrial grades

Description

The XCR3128 CPLD (Complex Programmable Logic

Device) is the third in a family of CoolRunner

CPLDs from

Xilinx. These devices combine high speed and zero power

in a 128 macrocell CPLD. With the FZP design technique,

the XCR3128 offers true pin-to-pin speeds of 10 ns, while

simultaneously delivering power that is less than 100

µA

standby without the need for ‘ turbo-bits’ or other

power-down schemes. By replacing conventional sense

amplifier methods for implementing product terms (a tech-

nique that has been used in PLDs since the bipolar era)

with a cascaded chain of pure CMOS gates, the dynamic

power is also substantially lower than any competing

CPLD. These devices are the first TotalCMOS PLDs, as

they use both a CMOS process technology

and

the pat-

ented full CMOS FZP design technique. For 5V applica-

tions, Xilinx also offers the high speed XCR5128 CPLD that

offers these features in a full 5V implementation.

The Xilinx FZP CPLDs utilize the patented XPLA

(eXtended Programmable Logic Array) architecture. The

XPLA architecture combines the best features of both PLA

and PAL type structures to deliver high speed and flexible

logic allocation that results in superior ability to make

design changes with fixed pinouts. The XPLA structure in

each logic block provides a fast 10 ns PAL path with five

dedicated product terms per output. This PAL path is joined

by an additional PLA structure that deploys a pool of 32

product terms to a fully programmable OR array that can

allocate the PLA product terms to any output in the logic

block. This combination allows logic to be allocated effi-

ciently throughout the logic block and supports as many as

37 product terms on an output. The speed with which logic

is allocated from the PLA array to an output is only 2.5 ns,

regardless of the number of PLA product terms used, which

results in worst case t

’s of only 12.5 ns from any pin to

any other pin. In addition, logic that is common to multiple

outputs can be placed on a single PLA product term and

shared across multiple outputs via the OR array, effectively

increasing design density.

The XCR3128 CPLDs are supported by industry standard

CAE tools (CadencE/OrCAD, Exemplar Logic, Mentor,

Synopsys, Synario, Viewlogic, and Synplicity), using text

(ABEL, VHDL, Verilog) and/or schematic entry. Design ver-

ification uses industry standard simulators for functional

and timing simulation. Development is supported on per-

sonal computer, Sparc, and HP platforms. Device fitting

uses a Xilinx developed tool, XPLA Professional (available

on the Xilinx web site).

•

DS034 (v1.2) August 10, 2000

www.xilinx.com

1-800-255-7778

Recommended Resources

Old crystal radio circuit

KA22135 audio IC circuit

High-efficiency pulse width modulation regulated power supply circuit diagram composed of NE555

active antenna

Photoelectric ranging circuit

Decorative painting and sound installation

Experts: Why does my FE427 still consume 0.5mA of current after entering LPM4? (Click here for details): Why does my FE427 still consume 0.5mA of current after entering LPM4? And it flows into ACCI added a RC filter to VAcc and VDcc. The voltage drop on all other resistors is zero, and only the resistor ...; zlp520 Microcontroller MCU

STM32 drives RGB digital TFT LCD: Recently, I bought a 4.3-inch TFT LCD with a non-resolution of 480*272 from the Internet. The LCD uses an RBG digital interface. I have a ready-made Xinda STM32 development board. Although STM32 does ...; RZPLCARM stm32/stm8

The order finally becomes Order Complete: After waiting for several days, the status of the MSP432P401R LaunchPad order finally changed from In Working to Order Complete today. I don’t know how many more days it will take to receive it. Why a...; dcexpert Microcontroller MCU

PCB design file--What is the difference between Via and Pad?: [align=left] [/align] [align=left]Via is called through hole, which is divided into through hole, blind hole and buried hole. It is mainly used to connect wires in different layers of the network and ...; szjlczhang PCB Design

Does anyone still want this board? Proximity Sensor Development Kit: The group purchase of the HID-USB-to-IR Proximity Sensor Development Kit has ended , and some friends are regretful because they did not buy it.Everyone, please leave a comment and tell me if you stil...; EEWORLD社区 Sensor

Pre-registration for TI's "Wireless" Landscape and Wearable Seminar Live is now open, with multiple gifts!: [font=微软雅黑][size=3]Pre-registration for TI's "Wireless" Scenery Wearable Seminar Live is now open, with multiple gifts! [/size][/font] [font=微软雅黑][size=5][color=#0000ff][url=https://www.eeworld.com.cn...; EEWORLD社区 TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components