MC100ES6014DT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MC100ES6014DT

MC100ES6014DT: DescriptionLow Skew Clock Driver, 100E Series, 5 True Output(s), 0 Inverted Output(s), ECL, PDSO20, 0.65 MM PITCH, TSSOP-20; Categorylogic logic; File Size289KB，8 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

MC100ES6014DT Overview

Low Skew Clock Driver, 100E Series, 5 True Output(s), 0 Inverted Output(s), ECL, PDSO20, 0.65 MM PITCH, TSSOP-20

MC100ES6014DT Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP20,.25
Contacts	20
Reach Compliance Code	not_compliant
ECCN code	EAR99
Other features	ECL MODE: VCC = 0V WITH VEE = -2.375V TO -3.8V
series	100E
Input adjustment	DIFFERENTIAL MUX
JESD-30 code	R-PDSO-G20
JESD-609 code	e0
length	6.5 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER
Humidity sensitivity level	1
Number of functions	1
Number of inverted outputs
Number of terminals	20
Actual output times	5
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP20,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240
power supply	+-2.5/+-3.3 V
Prop。Delay @ Nom-Sup	0.525 ns
propagation delay (tpd)	0.475 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.045 ns
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.8 V
Minimum supply voltage (Vsup)	2.375 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	ECL
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	20
width	4.4 mm
minfmax	2000 MHz

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

DATA SHEET

MC100ES6014

Rev 4, 03/2006

2.5 V/3.3 V 1:5 Differential

ECL/PECL/HSTL/LVDS Clock Driver

MC100ES6014

ECL/PECL/HSTL/LVDS Clock Driver

MC100ES6014

The MC100ES6014 is a low skew 1-to-5 differential driver, designed with clock

distribution in mind, accepting two clock sources into an input multiplexer. The

ECL/PECL input signals can be either differential or single-ended (if the V

output is used). HSTL and LVDS inputs can be used when the ES6014 is

operating under PECL conditions.

The ES6014 specifically guarantees low output-to-output skew. Optimal

design, layout, and processing minimize skew within a device and from device to

device.

To ensure that the tight skew specification is realized, both sides of any

differential output need to be terminated identically into 50

even if only one

output is being used. If an output pair is unused, both outputs may be left open

(unterminated) without affecting skew.

The common enable (EN) is synchronous, outputs are enabled/disabled in the

LOW state. This avoids a runt clock pulse when the device is enabled/disabled

as can happen with an asynchronous control. The internal flip flop is clocked on

the falling edge of the input clock; therefore, all associated specification limits are

referenced to the negative edge of the clock input.

The MC100ES6014, as with most other ECL devices, can be operated from a

positive V

supply in PECL mode. This allows the ES6014 to be used for high

performance clock distribution in +3.3 V or +2.5 V systems. Single ended CLK

input pin operation is limited to a V

≥

3.0 V in PECL mode, or V

≤

–3.0 V in

ECL mode. Designers can take advantage of the ES6014's performance to

distribute low skew clocks across the backplane or the board.

Features

•

25 ps Within Device Skew

400 ps Typical Propagation Delay

Maximum Frequency > 2 GHz Typical

The 100 Series Contains Temperature Compensation

PECL and HSTL Mode: V

= 2.375 V to 3.8 V with V

= 0 V

ECL Mode: V

= 0 V with V

= –2.375 V to –3.8 V

LVDS and HSTL Input Compatible

Open Input Default State

20-Lead Pb-Free Package Available

DT SUFFIX

20-LEAD TSSOP PACKAGE

CASE 948E-03

EJ SUFFIX

20-LEAD TSSOP PACKAGE

Pb-FREE PACKAGE

CASE 948E-03

ORDERING INFORMATION

Device

MC100ES6014DT

MC100ES6014DTR2

MC100ES6014EJ

MC100ES6014EJR2

Package

TSSOP-20

TSSOP-20 (Pb-Free)

IDT™

2.5 V/3.3 V 1:5 Differential ECL/PECL/HSTL/LVDS Clock Driver

MC100ES6014

Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc

Recommended Resources

Three-phase phase loss alarm light circuit

High reliability carrier oscillation circuit for emitter

Xiangxuehai brand BC-140, BC-160A refrigerator circuit

μPD1943G (TV and VCR) infrared remote control transmitter circuit

Simple noise meter

Solid-state sensing switches that protect people and equipment

2. Play with Beaglebone - Simple installation of Sitara Linux SDK GCC Toolchain: 1. After installing ti-sdk-am335x-evm-05.05.01.00, there is a GCC toolchain, as shown above. The path is ti-sdk-am335x-evm-05.05.01.00/linx-devkit/bin.2. Execute the command: $sudo vim /etc/environmen...; qinkaiabc DSP and ARM Processors

What are the integrated development environments that support RISC-V?: Question: I am confused recently. What are the integrated development environments that support RISC-V? Which one do you use? Which one is better or worth recommending?...; 火辣西米秀 Domestic Chip Exchange

lwip client long connection and http header processing issues: I encountered a problem when using the lwip protocol as a TCP client. [color=red]Every time I connect to a remote server, I need to repeat the connect - write - close cycle. [/color] The code is as fo...; minwei88 Microcontroller MCU

How do these two AD and DA initializations conflict? Please help~~~: [i=s] This post was last edited by Mo Jinghaoshi on 2015-8-14 18:21[/i] void ADCCS(void) { P6SEL |= 0x01; // Enable ADC channel ADC12CTL0 = ADC12ON + MSC + SHT0_2; // Turn on ADC and set sampling time...; 莫静好实 Microcontroller MCU

Urgent need for information on DSP and FPGA chips: I urgently need to know the manufacturer and chip model of DSP and FPGA. It would be best if the chip model can be followed by a description of its functions and parameters. If anyone knows, please le...; yjkally Embedded System

Problems with dual-port memory under dual-bus structure?: In a dual bus architecture (there is a memory bus between the CPU and the memory), what does dual port memory mean? Which two ports does dual port refer to? Is it one port connected to the system bus ...; alan_zhang Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components