EEWORLDEEWORLDEEWORLD

Part Number

Search

74AUP2G14

Description
AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size78KB,18 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

74AUP2G14 Overview

AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6

74AUP2G14 Parametric

Parameter NameAttribute value
MakerNXP
Reach Compliance Codeunknow
ECCN codeEAR99
Interface integrated circuit typeLINE DRIVER
74AUP2G14
Low-power dual Schmitt trigger inverter
Rev. 02 — 3 July 2009
Product data sheet
1. General description
The 74AUP2G14 provides two inverting buffers with Schmitt trigger action which accept
standard input signals. They are capable of transforming slowly changing input signals
into sharply defined, jitter-free output signals.
This device ensures a very low static and dynamic power consumption across the entire
V
CC
range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry disables the output, preventing the damaging backflow current through the device
when it is powered down.
The inputs switch at different points for positive and negative-going signals. The difference
between the positive voltage V
T+
and the negative voltage V
T−
is defined as the input
hysteresis voltage V
H
.
2. Features
I
Wide supply voltage range from 0.8 V to 3.6 V
I
High noise immunity
I
ESD protection:
N
HBM JESD22-A114E Class 3A exceeds 5000 V
N
MM JESD22-A115-A exceeds 200 V
N
CDM JESD22-C101C exceeds 1000 V
I
Low static power consumption; I
CC
= 0.9
µA
(maximum)
I
Latch-up performance exceeds 100 mA per JESD 78 Class II
I
Inputs accept voltages up to 3.6 V
I
Low noise overshoot and undershoot < 10 % of V
CC
I
I
OFF
circuitry provides partial Power-down mode operation
I
Multiple package options
I
Specified from
−40 °C
to +85
°C
and
−40 °C
to +125
°C
3. Applications
I
Wave and pulse shaper
I
Astable multivibrator
I
Monostable multivibrator

74AUP2G14 Related Products

74AUP2G14 74AUP2G14GW 74AUP2G14GM 74AUP2G14GF
Description AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6 AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6 AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6 AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6
Maker NXP NXP NXP NXP
Reach Compliance Code unknow compli compli compli
Is it lead-free? - Lead free Lead free Lead free
Is it Rohs certified? - conform to conform to conform to
Parts packaging code - SOT-363 SON SON
package instruction - TSSOP, TSSOP6,.08 1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252, SOT-886, SON-6 1 X 1 MM, 0.50 MM HEIGHT, PLASTIC, SOT-891, SON-6
Contacts - 6 6 6
series - AUP/ULP/V AUP/ULP/V AUP/ULP/V
JESD-30 code - R-PDSO-G6 R-PDSO-N6 S-PDSO-N6
JESD-609 code - e3 e3 e3
length - 2 mm 1.45 mm 1 mm
Load capacitance (CL) - 30 pF 30 pF 30 pF
Logic integrated circuit type - INVERTER INVERTER INVERTER
MaximumI(ol) - 0.0017 A 0.0017 A 0.0017 A
Humidity sensitivity level - 1 1 1
Number of functions - 2 2 2
Number of entries - 1 1 1
Number of terminals - 6 6 6
Maximum operating temperature - 125 °C 125 °C 125 °C
Minimum operating temperature - -40 °C -40 °C -40 °C
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - TSSOP VSON VSON
Encapsulate equivalent code - TSSOP6,.08 SOLCC6,.04,20 SOLCC6,.04,14
Package shape - RECTANGULAR RECTANGULAR SQUARE
Package form - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, VERY THIN PROFILE
method of packing - TAPE AND REEL TAPE AND REEL TAPE AND REEL
Peak Reflow Temperature (Celsius) - 260 260 260
power supply - 1.2/3.3 V 1.2/3.3 V 1.2/3.3 V
Prop。Delay @ Nom-Su - 20 ns 20 ns 20 ns
propagation delay (tpd) - 20 ns 20 ns 20 ns
Certification status - Not Qualified Not Qualified Not Qualified
Schmitt trigger - YES YES YES
Maximum seat height - 1.1 mm 0.5 mm 0.5 mm
Maximum supply voltage (Vsup) - 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) - 0.8 V 0.8 V 0.8 V
Nominal supply voltage (Vsup) - 1.1 V 1.1 V 1.1 V
surface mount - YES YES YES
technology - CMOS CMOS CMOS
Temperature level - AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface - Tin (Sn) Tin (Sn) Tin (Sn)
Terminal form - GULL WING NO LEAD NO LEAD
Terminal pitch - 0.65 mm 0.5 mm 0.35 mm
Terminal location - DUAL DUAL DUAL
Maximum time at peak reflow temperature - 30 30 30
width - 1.25 mm 1 mm 1 mm

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2383  165  1003  2891  1256  48  4  21  59  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号