EEWORLDEEWORLDEEWORLD

Part Number

Search

A500K050-BG272I

Description
Field Programmable Gate Array, 5376-Cell, CMOS, PBGA272
CategoryProgrammable logic devices    Programmable logic   
File Size3MB,72 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A500K050-BG272I Overview

Field Programmable Gate Array, 5376-Cell, CMOS, PBGA272

A500K050-BG272I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
Reach Compliance Codeunknown
JESD-30 codeS-PBGA-B272
Number of entries204
Number of logical units5376
Output times204
Number of terminals272
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA272,20X20,50
Package shapeSQUARE
Package formGRID ARRAY
power supply2.5,2.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Discontinued – v3.0
ProASIC
®
500K Family
F ea t u re s an d B e n e fi t s
H ig h C a p ac it y
I/O
• 100,000 to 475,000 System Gates
• 14k to 63k Bits of Two-Port SRAM
• 106 to 440 User I/Os
P e r f o r m an c e
• Mixed 2.5V/3.3V Support with Individually-Selectable
Voltage and Slew Rate
• 3.3V, PCI Compliance (PCI Revision 2.2)
S e c ur e P r o gr a m m in g
The Industry’s Most Effective Security Key Prevents Read
Back of Programming Bit Stream
S t a n da r d F P G A a nd A S I C D es ig n F lo w
• 33 MHz PCI 32-bit PCI
• Internal System Performance up to 250 MHz
• External System Performance up to 100 MHz
Lo w P ow e r
• Low Impedance Flash Switches
• Segmented Hierarchical Routing Structure
• Small, Efficient Logic Cells
H ig h P e r f o r m a nc e R o u t in g H ie r ar ch y
• Flexibility with Choice of Industry-Standard Front-End
Tools
• Efficient Design Through Front-End Timing and Gate
Optimization
I S P S u pp o r t
• In-System Programming (ISP) with Silicon Sculptor and
Flash Pro
S R A M s a nd F I F O s
Ultra Fast Local Network
Efficient Long Line Network
High Speed Very Long Line Network
High Performance Global Network
• Up to 150 MHz Synchronous and Asynchronous Operation
• Netlist Generator Ensures Optimal Usage of Embedded
Memory Blocks
B o u nd a r y S c an T e st
No nv o la t ile a n d Re pro g r am m a bl e Fl as h
T e c hn o log y
IEEE Std. 1149.1 (JTAG) Compliant
• Live at Power Up
• No Configuration Device Required
• Retains Programmed Design During Power-Down/
Power-Up Cycles
P ro A S I C P r o du c t P ro fi l e
Device
Maximum System Gates
Typical Gates
Maximum Flip-Flops
Embedded RAM Bits
Embedded RAM Blocks (256 X 9)
Logic Tiles
Global Routing Resources
Maximum User I/Os
JTAG
PCI
Package
(by Pin Count)
PQFP
PBGA
FBGA
A500K050
100,000
43,000
5,376
14k
6
5,376
4
204
Yes
Yes
208
272
144
A500K130
290,000
105,000
12,800
45k
20
12,800
4
306
Yes
Yes
208
272, 456
144, 256
A500K180
370,000
150,000
18,432
54k
24
18,432
4
362
Yes
Yes
208
456
256
A500K270
475,000
215,000
26,880
63k
28
26,880
4
440
Yes
Yes
208
456
256, 676
February 2002
1
© 2002 Actel Corporation
Problems encountered by a FPGA newcomer
[table=98%][tr][td][table=98%][tr][td]I have a question. Today I made a hardware circuit for playing music. It worked well when I downloaded it in the lab, but when I downloaded it on the learning boa...
eeleader FPGA/CPLD
SMDK2440 WINCE4.2 serial port driver problem
I'm looking for SMDK2440 three serial ports WINCE4.2 driver, requiring stable high-flow data communication, thank you very much! ! ! My email is hlq8210@163.com...
eestudent Embedded System
IIC problem with LPC1114
Previously, IIC slaves were all 8-bit address EEPROMs such as 24C02. Now I want to use LPC1114 as a slave, but the address of 1114 is a 32-bit address. How should I write the address to write data int...
g7214 NXP MCU
Can WinCE source files define syntax like if else?
CDEFINES=$(CDEFINES) -DXXXX // Macro definition #ifdef XXX //#if or if defined??? sources = ..... #else sourecs = ...... #endif if TARGETTYPE=DYNLINK esle TARGETTYPE=LIB endif Is there a statement lik...
peter.zhang Embedded System
Questions about OSTCBFreeList and OSTCBList in ucos
[color=#FF0000]OSTCBList [/color] points to the beginning of this linked list. When a task is created, it is always placed at the beginning of this linked list. In other words, OSTCBList always points...
jim200503 Real-time operating system RTOS
Left and right channel audio synthesis problem
Please help, I have a TI TPA3118D2 power amplifier IC, and I am going to build a speaker, , and I can lay out a board according to the TI sample diagram, but now my input is dual-channel, but my outpu...
麻袋 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1055  2022  2497  558  1479  22  41  51  12  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号