EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDW8-A-150T-0.750

Description
LVDS Output Clock Oscillator, 0.75MHz Nom, DIP-8/4
CategoryPassive components    oscillator   
File Size109KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GDW8-A-150T-0.750 Overview

LVDS Output Clock Oscillator, 0.75MHz Nom, DIP-8/4

3GDW8-A-150T-0.750 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerEuroquartz
Reach Compliance Codecompliant
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability25%
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency0.75 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVDS
Output load50 OHM
physical size12.8mm x 12.8mm x 5.08mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
EURO
QUARTZ
8 pin Dual-in-Line
Frequency range 38MHz to 640MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 0.4ps typical
Pull range from ±30ppm to ±150ppm
GDW8 LVDS VCXO
750.0kHz to 800.0MHz
DESCRIPTION
GDW8VCXOs are packaged in an industry-standard, 8pin dual-in-line
package. Typical phase jitter for GDW series VCXOs is 2.35ps. Output
is LVDS. Applications include phase lock loop, SONET/ATM, set-top
boxes, MPEG , audio/video modulation, video game consoles and
HDTV.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
OUTLINE & DIMENSIONS
750kHz to 800.0MHz
3.3 VDC ±5%
LVDS
4.3ps typical
27.0ps typical
2.35ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
55mA typical, 60mA maximum
(At 202.50MHz)
2kV maximum
-55° to +150°C
±2ppm per year maximum
Not implemented - 4 pin package
Fully compliant or non compliant
PART NUMBERING
Example:
Supply Voltage
3 = +3.3V
Series Designator
GDW
RoHS Status
G = RoHs compliant
Blank = RoHS non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
3GDWG-B-80N-60.000
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Design Principle of USB Interface on DSP Platform
The USB interface (Universal Serial Bus) is a universal high-speed serial interface. Its main feature is its high-speed transmission characteristics. The theoretical speed limit of USB1.1 can reach 12...
q775499308 Microcontroller MCU
Analyzing the wiring strategy in high-speed PCB design
Differential pairs work by making the received signal equal to the difference between two complementary signals that are referenced to each other, thus greatly reducing the effects of electrical noise...
yuandayuan6999 PCB Design
I want to learn FPGA, can you recommend one?
I want to learn FPGA, can you recommend one? Or are there no different types of FPGA?...
瑶曳风尘 FPGA/CPLD
Why can't I enter the interrupt function?
#includestatic unsigned int results;void main(void) {volatile unsigned int i;//unsigned long int j;WDTCTL = WDTPW+WDTHOLD;// Stop watchdog timerP6SEL |= 0x01;// Enable A/D channel A0ADC12CTL0 = ADC12O...
smartygt Microcontroller MCU
IEEE JSSC papers from the 1960s to 2005 Full collection 15G eMule address
As the original document is too large, the point-to-point method takes up a lot of bandwidth. Now we use Dianluo sharing, which will be very fast. In order to facilitate downloading, it is repackaged ...
PowerAnts Analog electronics
Cyclone V Trial Experience 4: Crystal Oscillator Settings and Power Consumption Monitoring of Test Tools
I have done various tests on LEDs, buttons, display screens, RAM and FLASH using test software before. Today, I wanted to set the crystal oscillator, but it didn't work. It said that the device could ...
ddllxxrr FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1100  603  2538  2914  2383  23  13  52  59  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号