EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-61864F3-750Y

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 X 1 INCH, 0.155 INCH HEIGHT, CERAMIC, FP-72
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size701KB,60 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-61864F3-750Y Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 X 1 INCH, 0.155 INCH HEIGHT, CERAMIC, FP-72

BU-61864F3-750Y Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerData Device Corporation
Parts packaging codeQFP
package instructionQFF,
Contacts72
Reach Compliance Codecompliant
Address bus width16
boundary scanNO
maximum clock frequency20 MHz
letter of agreementMIL-STD-1553A; MIL-STD-1553B; MIL-STD-1760; MCAIR; STANAG-3838
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeS-CQFP-F72
JESD-609 codee0
length25.4 mm
low power modeNO
Number of serial I/Os2
Number of terminals72
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Filter levelMIL-PRF-38534
Maximum seat height3.94 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width25.4 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
BU-6174X/6184X/6186X
Make sure the next
Card you purchase
has...
TM
ENHANCED MINIATURE ADVANCED
COMMUNICATIONS ENGINE
FEATURES
Fully Integrated 1553A/B Notice 2,
McAir, STANAG 3838 Interface Terminal
Compatible with Mini-ACE (Plus)
and ACE Generations
Choice of :
-
RT or BC/RT/MT In Same Footprint
- RT or BC/RT/MT with 4K RAM
- BC/RT/MT with 64K RAM, and RAM
parity
Choice of 5V or 3.3V Logic
5V Transceiver with 1760 and McAir
Compatible Options
Comprehensive Built-In Self-Test
DESCRIPTION
The Enhanced Miniature Advanced Communications Engine
(Enhanced Mini-ACE) family of MIL-STD-1553 terminals provide com-
plete interfaces between a host processor and a 1553 bus, and integrate
dual transceiver, protocol logic, and 4K words or 64K words of RAM.
These terminals are nearly 100% footprint and software compatible
with the previous generation Mini-ACE (Plus) terminals, and are soft-
ware compatible with the older ACE series.
They are powered by a choice of 5V or 3.3V logic. Multiprotocol sup-
port of MIL-STD-1553A/B and STANAG 3838, including versions
incorporating McAir compatible transmitters, is provided. There is a
choice of 10, 12, 16, or 20 MHz clocks. The BC/RT/MT versions with
64K words of RAM include built-in RAM parity checking.
BC features include a built-in message sequence control engine, with
a set of 20 instructions. This provides an autonomous means of
implementing multi-frame message scheduling, message retry
schemes, data double buffering, asynchronous message insertion,
and reporting to the host CPU. The Enhanced Mini-ACE incorporates
a fully autonomous built-in self-test, which provides comprehensive
testing of the internal protocol logic and/or RAM.
The RT offers the same choices of subaddress buffering as the ACE
and Mini-ACE (Plus), along with a global circular buffering option,
50% rollover interrupt for circular buffers, an interrupt status queue,
and an "Auto-boot" option to support MIL-STD-1760.
These terminals provide the same flexibility in host interface configu-
rations as the ACE/Mini-ACE, along with a reduction in the host
processor's worst case holdoff time.
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
Flexible Processor/Memory Interface,
with Reduced Host Wait Time
Choice of 10, 12, 16, or 20 MHz Clock
Highly Autonomous BC with
Built-In Message Sequence Control:
- Frame Scheduling
- Branching
- Asynchronous Message Insertion
- General Purpose Queue
- User-defined Interrupts
Advanced RT Functions
- Global Circular Buffering
- Interrupt Status Queue
- 50% Circular Buffer Rollover
Interrupts
Selective Message Monitor
- Selection by Address, T/R Bit,
Subaddress
- Command and Data Stacks
- 50% and 100% Stack Rollover
Interrupts
FOR MORE INFORMATION CONTACT:
Technical Support:
1-800-DDC-5757 ext. 7234
©
2000 Data Device Corporation
Why does the Quartus II 10.1 synthesis result use 0 cells?
Why does the result of Quartus II 10.1 synthesis use 0 units? There is no error, I can see the RTL view and the synthesized network device has been selected. There is a prompt saying that the clock is...
ssawee FPGA/CPLD
ADI Experimental Circuit CN0197 Battery Management System Based on AD7280A Phase II Report
It has been more than a week since I last reported on the progress of my work. During this week, the first surprise was the delivery of the samples. The sample AD7280A I applied for is difficult to bu...
sjl2001 ADI Reference Circuit
DM642 audio port McASP problem
I recently learned about TMS320DM642 and used the McASP audio port to send data to the data port of TLV320AIC23B. There was no error in the process of configuring the register of AIC23B through the I2...
RenYbin DSP and ARM Processors
Using LM2903 to complete 3.3V and 5V level conversion [Figure]
The OC gate structure of LM2903 is used to complete the level conversion circuit between 3.3V and 5V. The 3.3V DSP serial port needs to communicate with the 5V CMOS device (camera), and a level conver...
呱呱 MCU
One design for many systems: Reinvented ultrasound system design
[i=s]This post was last edited by dontium on 2015-1-23 13:18[/i]By Xiaochen Xu , Harish Venkataraman and Anand Udupa , Texas InstrumentsKeywords: Ultrasound, Medical, Analog Front End, AFE , AFE5805 ,...
德州仪器 Analogue and Mixed Signal
Draw a process flow chart for the production of a DC regulated power supply.
[i=s]This post was last edited by Electronic Xiaobai 2 on 2020-3-25 09:34[/i]Please help me draw a process flow chart for the production of DC regulated power supply....
电子小白2 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2769  2128  1574  1636  2626  56  43  32  33  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号