74LVC2G06 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 74LVC2G06

Preview

74LVC2G06: DescriptionQuadruple 2-Input Positive-OR Gates 14-TSSOP -40 to 85; File Size66KB，15 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Compare View All

74LVC2G06 Overview

Quadruple 2-Input Positive-OR Gates 14-TSSOP -40 to 85

Preview

Download Datasheet

View All

74LVC2G06

Inverters with open-drain outputs

Rev. 03 — 21 May 2007

Product data sheet

1. General description

The 74LVC2G06 provides two inverting buffers.

The output of this device is an open drain and can be connected to other open-drain

outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this

device in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall

time.

This device is fully speciﬁed for partial power-down applications using I

OFF

. The I

OFF

circuitry disables the output, preventing the damaging backﬂow current through the device

when it is powered down.

2. Features

Wide supply voltage range from 1.65 V to 5.5 V

5 V tolerant input/output for interfacing with 5 V logic

High noise immunity

Complies with JEDEC standard:

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8-B/JESD36 (2.7 V to 3.6 V)

ESD protection:

HBM JESD22-A114E exceeds 2000 V

MM JESD22-A115-A exceeds 200 V

−24

mA output drive (V

= 3.0 V)

CMOS low power consumption

Latch-up performance exceeds 250 mA

Direct interface with TTL levels

Inputs accept voltages up to 5 V

Multiple package options

Speciﬁed from

−40 °C

to +85

°C

and

−40 °C

to +125

°C

74LVC2G06 Related Products

	74LVC2G06	74LVC2G06GF	74LVC2G06GM	74LVC2G06GW	74LVC2G06GV
Description	Quadruple 2-Input Positive-OR Gates 14-TSSOP -40 to 85	Quadruple 2-Input Positive-OR Gates 14-TSSOP -40 to 85	Quadruple 2-Input Positive-OR Gates 14-TSSOP -40 to 85	Quadruple 2-Input Positive-OR Gates 14-TSSOP -40 to 85	Quadruple 2-Input Positive-OR Gates 14-TSSOP -40 to 85
Is it lead-free?	-	Lead free	-	Lead free	Lead free
Is it Rohs certified?	-	conform to	conform to	conform to	conform to
Maker	-	NXP	NXP	NXP	NXP
Parts packaging code	-	SON	SON	SOT-363	TSOP
package instruction	-	VSON, SOLCC6,.04,14	VSON, SOLCC6,.04,20	PLASTIC, SOT-363, SC-88, 6 PIN	PLASTIC, SOT-457, SC-74, TSOP-6
Contacts	-	6	6	6	6
Reach Compliance Code	-	compliant	compliant	compli	compli
series	-	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	-	S-PDSO-N6	R-PDSO-N6	R-PDSO-G6	R-PDSO-G6
JESD-609 code	-	e3	e3	e3	e3
length	-	1 mm	1.45 mm	2 mm	2.9 mm
Load capacitance (CL)	-	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	-	INVERTER	INVERTER	INVERTER	INVERTER
MaximumI(ol)	-	0.024 A	0.024 A	0.024 A	0.024 A
Humidity sensitivity level	-	1	1	1	1
Number of functions	-	2	2	2	2
Number of entries	-	1	1	1	1
Number of terminals	-	6	6	6	6
Maximum operating temperature	-	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	-	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN
Package body material	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	-	VSON	VSON	TSSOP	TSSOP
Encapsulate equivalent code	-	SOLCC6,.04,14	SOLCC6,.04,20	TSSOP6,.08	TSOP6,.11,37
Package shape	-	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	-	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	-	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	-	260	260	260	260
power supply	-	3.3 V	3.3 V	3.3 V	3.3 V
propagation delay (tpd)	-	8.2 ns	8.2 ns	8.2 ns	8.2 ns
Certification status	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	-	NO	NO	NO	NO
Maximum seat height	-	0.5 mm	0.5 mm	1.1 mm	1.1 mm
Maximum supply voltage (Vsup)	-	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	-	1.65 V	1.65 V	1.65 V	1.65 V
Nominal supply voltage (Vsup)	-	1.8 V	1.8 V	1.8 V	1.8 V
surface mount	-	YES	YES	YES	YES
technology	-	CMOS	CMOS	CMOS	CMOS
Temperature level	-	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	-	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)
Terminal form	-	NO LEAD	NO LEAD	GULL WING	GULL WING
Terminal pitch	-	0.35 mm	0.5 mm	0.65 mm	0.95 mm
Terminal location	-	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	-	30	30	30	30
width	-	1 mm	1 mm	1.25 mm	1.5 mm

Recommended Resources

Interface circuit of remote control transmitter

Microwave radar detection automatic light circuit (3)

Linear dimming control circuit

Optocoupler "single pole double throw" switch

TA7688P power amplifier circuit

YSTS proportional remote control speed regulator circuit

Circuit Analysis: [font=宋体][size=5]Please look at the picture. I searched on Baidu and found that it uses the node method to calculate Vb/Vs, but isn't the node method used in a network? Can someone help me solve this?...; 结束是开始 Analog electronics

How to write a xip dll under wince?: What are the xip dlls? Can you give an example? Can we write a xip dll ourselves? Thank you...; dld222 Embedded System

Discussion on LPC800 series chip applications?: With the launch of the Cortex-m0+ series core by ARM, chip manufacturers have also launched various Cortex-m0+ core chips. NXP has also launched its own Cortex-m0+ core series chip LPC800. I have been...; zhaojun_xf NXP MCU

Get the touch track: I'm working on a handwriting input method recently, and I want to ask everyone, the input method manufacturer said that it is necessary to obtain the touch track and put it into an array. I don't unde...; a8190182 Embedded System

MCU Alarm: I want to use a single-chip microcomputer to realize a timed alarm. The alarm needs to be realized with music. How can I realize it? Do I need to convert the music code into hexadecimal? ? ?...; ayangyzl Embedded System

(Repost) A one-page guide to RAID, the most comprehensive RAID technology and principle diagrams: Reprinted from http://support.huawei.com/ecommunity/bbs/10168673.html [/url] [b] Preface [/b] RAID One Page organizes all RAID technologies and principles and provides corresponding RAID diagrams to p...; 白丁 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components