PMSD-15-24-SP-03.50-D-LUX datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > The connector> The connector> PMSD-15-24-SP-03.50-D-LUX

PDF

PMSD-15-24-SP-03.50-D-LUX: DescriptionINTERCONNECTION DEVICE, ROHS COMPLIANT; CategoryThe connector The connector; File Size573KB，1 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

PMSD-15-24-SP-03.50-D-LUX Overview

INTERCONNECTION DEVICE, ROHS COMPLIANT

PMSD-15-24-SP-03.50-D-LUX Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
Connector type	INTERCONNECTION DEVICE

Preview

Download Datasheet

Recommended Resources

Four winning entries for electric vehicle seesaws: [i=s]This post was last edited by paulhyde on 2014-9-15 03:13[/i] Four winning entries of electric car seesaws, shared with you here!!!...; czhuestc Electronics Design Contest

Fan-out of BGAF484?: Is there any expert who has made a PCB for EP3C40F484? Can you give me a reference to see how to arrange the power supply and fan-out? Thanks! guolh@163.com...; guolh FPGA/CPLD

Generation of 1HZ signal: As shown in the picture. . Can CD4060 generate 1HZ signal directly? If so, what should be the value of R1, R2, C1? How accurate can it be? Please give me some advice! :) I'd be grateful!...; harris DSP and ARM Processors

Walk-in constant temperature and humidity chamber: [align=center][url=http://www.giant-force.com.cn/chanpin/UploadFiles_6979/200811/2008111409311997.jpg][img=260,260]http://www.giant-force.com.cn/chanpin/UploadFiles_6979/200811/2008111409311997.jpg[/i...; bjjufu Industrial Control Electronics

CCD Project: There is a CCD driven project. If you are interested, please contact qq303109521...; pilgrimsoul FPGA/CPLD

New DDS+PLL Clock Generator Based on FPGA: Document description: Based on the characteristics of direct digital frequency synthesis (DDS) and integrated phase-locked loop (PLL) technology, a new DDS-excited PLL system frequency synthesis clock...; 五月一 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Index Files: 282 1110 2174 2710 1149 6 23 44 55 24

Datasheet 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号