BDX83B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> BDX83B

BDX83B: Description10A, 80V, NPN, Si, POWER TRANSISTOR, TO-204AA, HERMETIC SEALED, METAL, TO-3, 2 PIN; CategoryDiscrete semiconductor The transistor; File Size12KB，1 Pages; ManufacturerSEMELAB

Download Datasheet Parametric View All

BDX83B Overview

10A, 80V, NPN, Si, POWER TRANSISTOR, TO-204AA, HERMETIC SEALED, METAL, TO-3, 2 PIN

BDX83B Parametric

Parameter Name	Attribute value
Maker	SEMELAB
Parts packaging code	TO-3
package instruction	FLANGE MOUNT, O-MBFM-P2
Contacts	2
Reach Compliance Code	compliant
ECCN code	EAR99
Shell connection	COLLECTOR
Maximum collector current (IC)	10 A
Collector-emitter maximum voltage	80 V
Configuration	SINGLE
Minimum DC current gain (hFE)	750
JEDEC-95 code	TO-204AA
JESD-30 code	O-MBFM-P2
Number of components	1
Number of terminals	2
Package body material	METAL
Package shape	ROUND
Package form	FLANGE MOUNT
Polarity/channel type	NPN
Certification status	Not Qualified
surface mount	NO
Terminal form	PIN/PEG
Terminal location	BOTTOM
Transistor component materials	SILICON

Preview

Download Datasheet

View All

BDX83B

Dimensions in mm (inches).

25.15 (0.99)

26.67 (1.05)

10.67 (0.42)

11.18 (0.44)

1.52 (0.06)

3.43 (0.135)

6.35 (0.25)

9.15 (0.36)

Bipolar NPN Device in a

Hermetically sealed TO3

Metal Package.

38.61 (1.52)

39.12 (1.54)

0.97 (0.060)

1.10 (0.043)

29.9 (1.177)

30.4 (1.197)

22.23

(0.875)

max.

16.64 (0.655)

17.15 (0.675)

Bipolar NPN Device.

CEO

= 80V

(case)

3.84 (0.151)

4.09 (0.161)

7.92 (0.312)

12.70 (0.50)

= 10A

All Semelab hermetically sealed products

can be processed in accordance with the

requirements of BS, CECC and JAN,

JANTX, JANTXV and JANS specifications.

TO3 (TO204AA)

PINOUTS

1 – Base

2 – Emitter

Case - Collector

Parameter

CEO

C(CONT)

Test Conditions

Min.

Typ.

Max.

Units

@ 3/1 (V

/ I

)

750

125

* Maximum Working Voltage

This is a shortform datasheet. For a full datasheet please contact

sales@semelab.co.uk.

Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed

to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions discovered in its use.

Semelab plc.

Telephone +44(0)1455 556565. Fax +44(0)1455 552612.

E-mail:

sales@semelab.co.uk

Website:

http://www.semelab.co.uk

Generated

31-Jul-02

Recommended Resources

A RKC XTE-7000 temperature controller circuit diagram

Insulation withstand voltage detector circuit

Infrared remote control light switch

Light controlled delayed lighting

HF-10A type electromagnetic cooker circuit

Simple cave explorer

Request a related foreign article: For graduation project, I would like to ask the experts for an English paper related to 430 1122 (if you can provide translation, please provide translation) The best is a paper, because it is short a...; 红豆十三 Microcontroller MCU

[I contribute to the Xilinx Resource Center] Xilinx Spartan 3E Starter Kit platform controls 1602 LCD program: Xilinx Spartan 3E Starter Kit platform controls 1602 LCD programLCD1602 and Intel Flash Memory on Xilinx Spartan 3E Starter Kit share four data lines. The upper four bits and lower four bits are used ...; wanghongyang FPGA/CPLD

Debugging experience - Hardware: Debugging experience - Hardware Many novices fail in their experiments due to hardware failures during the initial hardware debugging process. Therefore, all software experiments will not be able to p...; tiankai001 MCU

TMS320F28335 Study Notes - ADC Controller: [p=26, null, left][color=#333333][font=Arial][b]1.What are the working modes of ADC? [/b][/font][/color][/p][p=26, null, left][color=#333333][font=Arial]Simultaneous sampling mode and sequential sampl...; cherish Microcontroller MCU

How to implement square addition and division operations using Verilog?: To do the following operation:a, b, c, d are all real-time input variables. If all are implemented with IP cores , it will require 8 multipliers and one divider IP core.And the delay is particularly l...; godjohsn FPGA/CPLD

Minimum system 6: [color=black][size=10.5pt][font=Times New Roman][/font][/size][/color] [color=black][font=宋体][size=10.5pt]功能：将[/size][/font][/color][color=black][size=10.5pt][font=Times New Roman]LCD[/font][/size][/...; liuyong1989 Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components