IDT7134LA35CI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> IDT7134LA35CI

IDT7134LA35CI: DescriptionDual-Port SRAM, 4KX8, 35ns, CMOS, CDIP48, SIDE BRAZED, CERAMIC, DIP-48; Categorystorage storage; File Size109KB，11 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT7134LA35CI Overview

Dual-Port SRAM, 4KX8, 35ns, CMOS, CDIP48, SIDE BRAZED, CERAMIC, DIP-48

IDT7134LA35CI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	DIP
package instruction	SIDE BRAZED, CERAMIC, DIP-48
Contacts	48
Reach Compliance Code	not_compliant
ECCN code	EAR99
Maximum access time	35 ns
I/O type	COMMON
JESD-30 code	R-CDIP-T48
JESD-609 code	e0
length	60.96 mm
memory density	32768 bit
Memory IC Type	DUAL-PORT SRAM
memory width	8
Number of functions	1
Number of ports	2
Number of terminals	48
word count	4096 words
character code	4000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	4KX8
Output characteristics	3-STATE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP48,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.826 mm
Maximum standby current	0.004 A
Minimum standby current	2 V
Maximum slew rate	0.25 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	20
width	15.24 mm

Preview

Download Datasheet

View All

HIGH-SPEED

4K x 8 DUAL-PORT

STATIC SRAM

◆

IDT7134SA/LA

Features

High-speed access

– Military: 25/35/45/55/70ns (max.)

– Industrial: 25/35/55ns (max.)

– Commercial: 20/25/35/45/55/70ns (max.)

Low-power operation

– IDT7134SA

Active: 700mW (typ.)

Standby: 5mW (typ.)

– IDT7134LA

Active: 700mW (typ.)

Standby: 1mW (typ.)

◆

Fully asynchronous operation from either port

Battery backup operation—2V data retention (LA only)

TTL-compatible; single 5V (±10%) power supply

Available in 48-pin DIP, LCC, Flatpack and 52-pin PLCC

Military product compliant to MIL-PRF-38535 QML

Industrial temperature range (–40°C to +85°C) is available for

selected speeds

Functional Block Diagram

R/W

I/O

CONTROL

I/O

CONTROL

I/O

- I/O

I/O

- I/O

- A

11L

ADDRESS

DECODER

MEMORY

ARRAY

ADDRESS

DECODER

- A

11R

2720 drw 01

JANUARY 2001

DSC-2720/12

Recommended Resources

Three voltage rectifier circuit b

Hardware circuit diagram of ultrasonic range finder

Low voltage electric shock safety device circuit diagram

Password control circuit UA3730

Infrared remote control switch

Optical receiving circuit

About the circuit configuration of low noise amplifier MGA62563: The low-noise amplifier I use is Avago's MGA62563 chip, but after reading the data sheet, I found that I don't know how to configure the values of the capacitors and inductors in the peripheral circui...; 小二红 RF/Wirelessly

Use NucleiStudio to import GD32VF103_Demo_Suites routine: Open NucleiStudio software, File-Import to open the import window below Expand General, find Existing Projects into Workspace, and click Next.In the window below, click Browse to find the correspondin...; littleshrimp GD32 MCU

[Project source code] Operating FPGA side registers under FPGA-based Linux: [code=Cpp]h2p_vip_capture_addr = (lw_axi_virtual_base + ((unsigned long)( ALT_LWFPGASLVS_OFST + ALT_VIP_CAPTURE_BASE)(unsigned long) ( HW_REGS_MASK))); // Capture Register #define REG_CONTROL0x00 #def...; 小梅哥 FPGA/CPLD

Frequently Asked Questions and Answers about MSP430 with FRAM Memory: 1. What is FRAM? FRAM, an acronym for ferroelectric random access memory, is a nonvolatile memory that retains data even after power is removed. Despite its name, FRAM is ferroelectric memory, but it ...; 莫妮卡 Microcontroller MCU

ATMEL ARM Cortex M3 development board exchange or sale: The development board is briefly introduced as follows:EM-AT91SAM3U development board is a new full -featured evaluation board based on ATMEL's AT91SAM3U series processor (Cortex-M3 core V2 version) l...; reayfei Buy&Sell

How does mbed determine the frequency of sound?: I want to use mbed to recognize pitch in real time and then enter different cases. I haven't found any ready-made pitch recognition methods on the Internet. The methods I personally think of are as fo...; NickYoungYoung ARM Technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components