EEWORLDEEWORLDEEWORLD

Part Number

Search

7130LA35PFG8

Description
Dual-Port SRAM, 1KX8, 35ns, CMOS, PQFP64
Categorystorage    storage   
File Size272KB,21 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

7130LA35PFG8 Overview

Dual-Port SRAM, 1KX8, 35ns, CMOS, PQFP64

7130LA35PFG8 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
package instructionQFP, QFP64,.66SQ,32
Reach Compliance Codecompliant
Maximum access time35 ns
I/O typeCOMMON
JESD-30 codeS-PQFP-G64
JESD-609 codee3
memory density8192 bit
Memory IC TypeDUAL-PORT SRAM
memory width8
Humidity sensitivity level3
Number of functions1
Number of ports2
Number of terminals64
word count1024 words
character code1000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1KX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP64,.66SQ,32
Package shapeSQUARE
Package formFLATPACK
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply5 V
Certification statusNot Qualified
Maximum standby current0.0015 A
Minimum standby current2 V
Maximum slew rate0.12 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
HIGH SPEED
1K X 8 DUAL-PORT
STATIC SRAM
Features
IDT7130SA/LA
IDT7140SA/LA
High-speed access
– Commercial: 20/25/35/55/100ns (max.)
– Industrial: 25/55/100ns (max.)
– Military: 25/35/55/100ns (max.)
Low-power operation
– IDT7130/IDT7140SA
Active: 550mW (typ.)
Standby: 5mW (typ.)
– IDT7130/IDT7140LA
Active: 550mW (typ.)
Standby: 1mW (typ.)
MASTER IDT7130 easily expands data bus width to 16-or-
more-bits using SLAVE IDT7140
On-chip port arbitration logic (IDT7130 Only)
BUSY
output flag on IDT7130;
BUSY
input on IDT7140
INT
flag for port-to-port communication
Fully asynchronous operation from either port
Battery backup operation–2V data retention (LA only)
TTL-compatible, single 5V ±10% power supply
Military product compliant to MIL-PRF-38535 QML
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Available in 48-pin DIP, LCC and Ceramic Flatpack, 52-pin
PLCC, and 64-pin STQFP and TQFP
Green parts available, see ordering information
Functional Block Diagram
OE
L
CE
L
R/W
L
OE
R
CE
R
R/W
R
I/O
0L
- I/O
7L
I/O
Control
BUSY
L
A
9L
A
0L
(1,2)
I/O
0R
-I/O
7R
I/O
Control
BUSY
R
Address
Decoder
10
,
(1,2)
MEMORY
ARRAY
10
Address
Decoder
A
9R
A
0R
CE
L
OE
L
R/W
L
ARBITRATION
and
INTERRUPT
LOGIC
CE
R
OE
R
R/W
R
INT
L
(2)
INT
R
2689 drw 01
(2)
NOTES:
1. IDT7130 (MASTER):
BUSY
is open drain output and requires pullup resistor.
IDT7140 (SLAVE):
BUSY
is input.
2. Open drain output: requires pullup resistor.
JANUARY 2013
1
DSC-2689/15
©2013 Integrated Device Technology, Inc.
Download "Bubujingxin-Analysis of the Internal Design of Soft-core Processors"
"Step by Step - Analysis of the Internal Design of Soft-Core Processors" analyzes the open source 32-bit RISC processor OR1200. ][/font][font=宋体][size=10.5pt]Includes CPU, MMU, Cache, bus interface, p...
leon1984 FPGA/CPLD
We have the land and live broadcast, do you have the goods? ——2018 Shenzhen ST Summit Project Show Collection
[size=3]In April 2018, the Shenzhen ST Summit has reserved booths and 30 minutes of online live broadcast time for the majority of electronic enthusiasts. [/b]Now we are collecting projects based on S...
EEWORLD社区 stm32/stm8
What is the simplest single-chip microcomputer circuit that can do 485 communication?
I want to do: a remote control of 9 single-chip microcomputers by one computer. So I would like to ask you. What are the particularly important components in the simplest single-chip microcomputer cir...
马克 51mcu
Helio Cyclone V SoC development board application Linux preparation
I am posting this today, preparing to start learning the Linux system. I was confused for a while, at least I encountered problems at the beginning, let alone the Linux system. Now I have sorted out t...
wu_zhjun FPGA/CPLD
[Qinheng RISC-V core CH582] UART1 send packet loss test
[i=s]This post was last edited by lugl4313820 on 2022-2-25 07:54[/i]I have previously used N32G45 to perform packet loss tests at various communication rates. Today, I will also perform a packet loss ...
lugl4313820 Domestic Chip Exchange
For those who like to learn English, this is English about electronics, very useful! ! ! !
) Component equipment three-column transformer: three-column transformer ThrClnTrans double-column transformer: double-column transformer DblClmnTrans capacitor: Capacitor shunt capacitor: shunt capac...
wangqingtao Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1137  1212  2042  1142  2795  23  25  42  57  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号