EEWORLDEEWORLDEEWORLD

Part Number

Search

HM1-6642-9

Description
OTP ROM, 512X8, 220ns, CMOS, CDIP24,
Categorystorage    storage   
File Size165KB,7 Pages
ManufacturerHarris
Websitehttp://www.harris.com/
Download Datasheet Parametric View All

HM1-6642-9 Overview

OTP ROM, 512X8, 220ns, CMOS, CDIP24,

HM1-6642-9 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHarris
package instructionDIP, DIP24,.6
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time220 ns
JESD-30 codeR-CDIP-T24
JESD-609 codee0
memory density4096 bit
Memory IC TypeOTP ROM
memory width8
Number of functions1
Number of terminals24
word count512 words
character code512
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize512X8
Output characteristics3-STATE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.6
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum standby current0.0001 A
Maximum slew rate0.029 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
[Design Tools] Xilinx's power consumption evaluation tool has launched a portable version (IPhone Android)
Xilinx's power estimation tool has been released in a portable version. It now supports portable devices on IOS and Android platforms . It is free. The specific download address is as follows. Xilinx ...
ddllxxrr FPGA/CPLD
Application of Cadence's EDA Verification Tools in SOC Design
Verification is an extremely important part in ASIC and SOC design. Cadence's NC-Verilog simulator (and its earlier product Verilog-XL) is used to simulate digital logic circuits written in Verilog la...
mengzhong FPGA/CPLD
stm32 debugging in RAM
When debugging in RAM, I found that when using systick, it always died in the delay function, but after downloading flash, there was no problem. I don't know what's going on. I wonder if any hero know...
rosicky stm32/stm8
[EEWORLD Special] The Enmity Between SMIC and TSMC
[url=https://www.eeworld.com.cn/zhuanti/20091113foundry/20091113foundry.html]https://www.eeworld.com.cn/zhuanti/20091113foundry/20091113foundry.html[/url] Welcome to post and participate in the discus...
soso PCB Design
Stare at pictures to find inspiration
[i=s]This post was last edited by btty038 on 2020-8-23 14:08[/i]Source: Electronic Forest, Author: Teacher SuI wish you all a happy weekend!...
btty038 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 408  2516  1442  2337  1075  9  51  30  48  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号