GS8662T38BGD-500IT datasheet, PDF

Datasheet> All Categories > storage> storage> GS8662T38BGD-500IT

GS8662T38BGD-500IT: DescriptionDDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165; Categorystorage storage; File Size427KB，31 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8662T38BGD-500IT Overview

DDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8662T38BGD-500IT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	BGA
package instruction	LBGA,
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PBGA-B165
JESD-609 code	e1
length	15 mm
memory density	75497472 bit
Memory IC Type	DDR SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	2097152 words
character code	2000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	2MX36
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	13 mm

Preview

Download Datasheet

View All

GS8662T20/38BD-550/500/450/400/350

GS8662T06/11BD-500/450/400/350

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• 2.5 Clock Latency

• Simultaneous Read and Write SigmaDDR

Interface

• JEDEC-standard pinout and package

• Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 2 Read and Write

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) inputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid Pin (QVLD) Support

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

72Mb SigmaDDR

-II+

Burst of 2 SRAM

550 MHz–350 MHz

1.8 V V

1.8 V or 1.5 V I/O

SRAMs are just one element in a family of low power, low

voltage HSTL I/O SRAMs designed to operate at the speeds

needed to implement economical high performance

networking systems.

Clocking and Addressing Schemes

The GS8662T06/11/20/38BD SigmaDDR-II+ SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

Each internal read and write operation in a SigmaDDR-II+ B2

RAM is two times wider than the device I/O bus. An input data

bus de-multiplexer is used to accumulate incoming data before

it is simultaneously written to the memory array. An output

data multiplexer is used to capture the data produced from a

single memory array read and then route it to the appropriate

output drivers as needed. Therefore, the address field of a

SigmaDDR-II+ B2 RAM is always one address pin less than

the advertised index depth (e.g., the 8M x 8 has an 4M

addressable index).

SigmaDDR-II™ Family Overview

The GS8662T06/11/20/38BD are built in compliance with the

SigmaDDR-II+ SRAM pinout standard for Common I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

SRAMs. The GS8662T06/11/20/38BD SigmaDDR-II+

Parameter Synopsis (x18/x36)

-550

tKHKH

tKHQV

1.81 ns

0.29ns

-500

2.0 ns

0.33 ns

-450

2.2 ns

0.37 ns

-400

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

Parameter Synopsis (x8/x9)

-500

tKHKH

tKHQV

2.0 ns

0.33 ns

-450

2.2 ns

0.37ns

-400

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

Rev: 1.02b 11/2011

1/31

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Common emitter - common collector amplifier

New Class A power amplifier circuit@has been issued - voice phone

Automatic charging and discharging circuit diagram using thyristor

Control the starting of DC motor according to the speed principle

MPX10 semiconductor pressure sensor interface circuit

Multi-channel centralized control adjustable integrated stabilized power supply composed of CW137

Weifu emulator usage issues: I just installed a simulation software from WeiFu, and tried the built-in assembler program. It said that the compiler was not installed or the compiler path was wrong. The built-in documentation said...; haoya84 Embedded System

A7105 DHT11 wireless temperature and humidity acquisition: I made this for a friend. He thought it was NRF24L01 and bought it. But it didn't work at all. After reading the data sheet carefully, I found that the frequency difference between the sending and rec...; qq779089973 51mcu

Tips and tricks: Juniper firewall command line troubleshooting tool (snoop): Snoop is another effective troubleshooting tool for Juniper firewalls. The difference between it and debug flow basic is that snoop is similar to capturing packets on the interface of the firewall. It...; c289344670 Embedded System

NUCLEO_G431RB Review Add UART: [i=s]This post was last edited by viphotman on 2019-10-9 13:30[/i]Add UART to NUCLEO_G431RB ADC evaluation routine A hardware circuitThe UART of G431 is connected to the virtual serial port of ST LINK...; viphotman stm32/stm8

LPC1549 GPIO P0.27 output problem: [i=s]This post was last edited by littleshrimp on 2014-8-14 09:09[/i] When adjusting the SPI of LPC1549, I want to use GPIO to control the level of P0.27. The data of DIR and PIN registers in the code...; littleshrimp NXP MCU

Help with some symbols on the schematic [B,N,JP]: I got a PDF schematic. This is the HDMI connection, the other side is the network label, until the HDMI ESD device, what is the B label?Below is the HDMI ESD device, what is the N label?This is the I2...; cl17726 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components