EEWORLDEEWORLDEEWORLD

Part Number

Search

K4E661611B-TC50

Description
EDO DRAM, 4MX16, 50ns, CMOS, PDSO50, 0.400 INCH, PLASTIC, TSOP2-50
Categorystorage    storage   
File Size883KB,36 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric View All

K4E661611B-TC50 Overview

EDO DRAM, 4MX16, 50ns, CMOS, PDSO50, 0.400 INCH, PLASTIC, TSOP2-50

K4E661611B-TC50 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSAMSUNG
Parts packaging codeTSOP2
package instructionTSOP2, TSOP50,.46,32
Contacts50
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFAST PAGE WITH EDO
Maximum access time50 ns
Other featuresRAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
I/O typeCOMMON
JESD-30 codeR-PDSO-G50
JESD-609 codee0
length20.95 mm
memory density67108864 bit
Memory IC TypeEDO DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals50
word count4194304 words
character code4000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4MX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP50,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.2 mm
self refreshNO
Maximum standby current0.001 A
Maximum slew rate0.1 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
K4E661611B,K4E641611B
CMOS DRAM
4M x 16bit CMOS Dynamic RAM with Extended Data Out
DESCRIPTION
This is a family of 4,194,304 x 16 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random
access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time (-45, -50 or -60) are optional features of this
family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. This 4Mx16 EDO Mode DRAM
family is fabricated using Samsung′s advanced CMOS process to realize high band-width, low power consumption and high reliability.
FEATURES
• Part Identification
- K4E661611B-TC(5.0V, 8K Ref., TSOP)
- K4E641611B-TC(5.0V, 4K Ref., TSOP)
• Extended Data Out Mode operation
• 2 CAS Byte/Word Read/Write operation
• CAS-before-RAS refresh capability
• RAS-only and Hidden refresh capability
• Fast parallel test mode capability
• TTL(5.0V) compatible inputs and outputs
Active Power Dissipation
Unit : mW
Speed
-45
-50
-60
8K
550
495
440
4K
715
660
605
• Early Write or output enable controlled write
• JEDEC Standard pinout
• Available in Plastic TSOP(II) package
• +5.0V±10% power supply
Refresh Cycles
Part
NO.
K4E661611B*
K4E641611B
Refresh
cycle
8K
4K
Refresh time
Normal
64ms
RAS
UCAS
LCAS
W
Control
Clocks
Vcc
Vss
Lower
Data in
Buffer
Sense Amps & I/O
Lower
Data out
Buffer
Upper
Data in
Buffer
Upper
Data out
Buffer
FUNCTIONAL BLOCK DIAGRAM
VBB Generator
* Access mode & RAS only refresh mode
: 8K cycle/64ms
CAS-before-RAS & Hidden refresh mode
: 4K cycle/64ms
Refresh Timer
Refresh Control
Row Decoder
DQ0
to
DQ7
Performance Range
Speed
-45
-50
-60
Refresh Counter
Memory Array
4,194,304 x 16
Cells
OE
t
RAC
45ns
50ns
60ns
t
CAC
12ns
13ns
15ns
t
RC
74ns
84ns
104ns
t
HPC
17ns
20ns
25ns
A0~A12
(A0~A11)*1
A0~A8
(A0~A9)*1
Row Address Buffer
Col. Address Buffer
Column Decoder
DQ8
to
DQ15
Note) *1 : 4K Refresh
SAMSUNG ELECTRONICS CO., LTD.
reserves the right to
change products and specifications without notice.
STM32F030 write protection
The STM32F030 is write-protected, and now the tool cannot connect. What can I do? I have tried to use the serial port to burn it, but it doesn't work....
dsc78 stm32/stm8
Question + Clock source and clock signal
Clock signal: ACLK, MCLK, SMCLK Clock source: XT1CLK, VLOCLK, REFOCLK, DCOCLK, DCOCLKDIV, or XT2CLK What is the relationship between the clock source and the clock signal? I am a novice, please give m...
eeliu Microcontroller MCU
How to configure the built-in DMP of mpu6050
I have found a lot of DMP codes on the Internet and transplanted them to my own development board, but I still cannot read the data. How do I configure DMP?...
beian10 Sensor
Does anyone have information on implementing FFT with FPGA?
Does anyone have detailed information on implementing FFT with FPGA? The information I saw is too rough, I really don't know how to do it. Thanks in advance! ! ! ! :)...
open82977352 MCU
Can experts please tell me if there is a way to check the read and write times of eeprom?
Can experts please tell me if there is a way to check the read and write times of eeprom? Thanks!...
zhushuping Embedded System
TINA simulation problem
Regarding TINA simulation noise, if I build a peripheral circuit of LMH6715, can I use TINA to simulate the noise? Is the simulation result the noise of the device itself, or is it the noise affected ...
lature Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 438  1685  376  2882  205  9  34  8  59  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号