530BB509M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530BB509M000DGR

530BB509M000DGR: DescriptionLVDS Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BB509M000DGR Overview

LVDS Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BB509M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	509 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AT89S51 computer automatic temperature controller

Assemble your own fully integrated high-fidelity constant current source power amplifier

Programmable power circuit

Light-controlled thyristor non-self-locking photosensitive relay

Safety voltage control motor start and stop circuit diagram

4 frequency multiplier circuit

ADS1.2 compile error message implicit cast of pointer to non-equal pointer: #define GSM_G // System Head File#include stdarg.h#include string.h#include stdlib.h#include stdio.h#include ctype.h // User Head File #include "option.h"#include "2440addr.h"#include "def.h" //#inclu...; jvjvzhilian Embedded System

Electronics Competition: Maximum Power Tracking: [i=s]This post was last edited by paulhyde on 2014-9-15 03:42[/i] [font=宋体][font=Times New Roman]First, [/font][/font][font=宋体][size=12pt]regarding the maximum power point tracking (MPPT) function[/si...; njlianjian Electronics Design Contest

Cirrus Logic brings innovative LED dimming technology to the BigBit LED Seminar: Source : Semiconductor Device Application Network Author: Fang Youyi Abstract: In this season of spring, when the weather is warm and the weather is still cold, the LED lighting market is facing new d...; dabite2012 Embedded System

Where is the lucky star? ——"Keysight Technology Double 11 Instrument Flash Sale": Before Double 11, I saw the following event [i] 10,000 yuan instrument 8 yuan seconds | The third Keysight Double 11 instrument flash sale event has arrived as scheduled [/i] [i]https://bbs.eeworld.co...; tianshuihu Talking

The problem with ARM extensions: I want to use ARM's external bus RDATA[15:0] and RADDR[25:0] to expand FPGA. How should I do it if there is an operating system? Do I need to write a driver for FPGA? Please give me some advice. I rea...; lordice ARM Technology

My design is equivalent to changing the original manual control to automatic control. The overall design idea is as follows, but at this stage it is still...: [i=s]This post was last edited by garfield_lixi on 2019-7-15 16:10[/i]My design is equivalent to changing the original manual control to automatic control. The overall design idea is as follows, but t...; garfield_lixi Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components