530AA164M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA164M000BG

530AA164M000BG: DescriptionLVPECL Output Clock Oscillator, 164MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA164M000BG Overview

LVPECL Output Clock Oscillator, 164MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA164M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	164 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

A differential line driver circuit diagram

High frequency signal input switch circuit b

Multipurpose moisture alarm circuit

low light trigger circuit

Circuit diagram to extend battery life

Eastcom 788 mobile phone repair diagram 1

A summary of many shared bicycle smart locks, very detailed!: [p=24, null, left][color=rgb(51, 51, 51)] According to the Trustdata mobile big data monitoring platform, as of the end of the second quarter of 2017, the top ten shared bicycles were: Mobike, ofo, Co...; fish001 Energy Infrastructure?

The time cost of spi reading and writing under linux. Help!!!: The board runs Linux. When I was adjusting SPI, I encountered a problem that the time overhead of reading and writing peripheral registers was too high. static void transfer (int fd) { int ret; uint8_...; agoodog Linux and Android

Please help me, I am using the msp430g2553 model, the display is LCD1602, but it just can't display numbers? ?: #include #include#define uchar unsigned char #define uintunsigned int#define RS_1 P2OUT |= 0X01 #define RS_0 P2OUT = ~0X01 #define RW_1 P2OUT |= 0X02 #define RW_0 P2OUT = ~0X02 #define E_1P2OUT |= 0X0...; fqh5455588 Microcontroller MCU

Digital mobile TV gradually becomes the new favorite of consumer electronics: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:01[/i] 　　"Mobile TV products are gradually becoming a hot spot in electronic consumption." At present, TCL has launched a mobile digita...; Mobile and portable

SimpleLink Wi-Fi Devices: [align=left][color=rgb(85, 85, 85)][font="][size=4] Many Wi-Fi networks are built using 2.4 GHz technology, and with billions of Wi-Fi-enabled devices (a number that is exploding every year), wireless...; fish001 Wireless Connectivity

Implementation and Optimization of H_264 Video Encoder Based on TMS320DM6446: [size=5]Implementation and Optimization of H_264 Video Encoder Based on TMS320DM6446[/size] [size=5] [/size] [size=5][/size] [size=5] [/size] [size=5][/size]...; Jacktang DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components