EEWORLDEEWORLDEEWORLD

Part Number

Search

RNF1FTC825K

Description
Fixed Resistor, Metal Film, 1W, 825000ohm, 1% +/-Tol, 50ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT
CategoryPassive components    The resistor   
File Size294KB,5 Pages
ManufacturerSEI(Stackpole Electronics Inc.)
Websitehttps://www.seielect.com/
Environmental Compliance  
Download Datasheet Parametric View All

RNF1FTC825K Overview

Fixed Resistor, Metal Film, 1W, 825000ohm, 1% +/-Tol, 50ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT

RNF1FTC825K Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSEI(Stackpole Electronics Inc.)
package instructionAXIAL LEADED, ROHS COMPLIANT
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresRATED AC VOLATGE: 350V (AC)
JESD-609 codee3
Manufacturer's serial numberRNF
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package shapeTUBULAR PACKAGE
method of packingTR
Rated power dissipation(P)1 W
Rated temperature70 °C
resistance825000 Ω
Resistor typeFIXED RESISTOR
surface mountNO
technologyMETAL FILM
Temperature Coefficient50 ppm/°C
Terminal surfaceMatte Tin (Sn)
Terminal shapeWIRE
Tolerance1%
RNF / RNMF Series
General Purpose Metal Film Resistor
Stackpole Electronics, Inc.
Resistive Product Solutions
Features:
Precision metal film
Superior electrical, TCR performances
Flame-retardant coatings are standard
Panasert available (selected sizes: contact factory)
RNMF (mini) an ideal choice where size constraints apply
RNF 5% replaces MP series
Lower or higher resistance values may be possible (contact factory)
RoHS compliant, lead free and halogen free
Electrical Specifications
Power Maximum Maximum
TCR
Rating Working Overload
Type / Code Mil Ref
Voltage
(W)
Voltage (ppm/ºC)
@ 70ºC (Vrms)
(1)
(Vrms)
0.05%
± 10
± 25
RNF18
RN 50 0.125
200
400
100 - 100 K
± 50
± 100
± 25
RNMF14
-
0.25
200
400
-
± 50
± 100
± 10
± 25
RNF14
RN 55
0.25
250
500
100 - 100 K
± 50
± 100
± 25
RNMF12
RL 07
0.5
350
600
-
± 50
± 100
± 25
RNF12
RN 60
0.5
350
700
± 50
± 100
± 25
RNF1
RN 65
1
350
700
± 50
± 100
± 25
RNF2
-
2
350
800
± 50
± 100
(1) Lesser of √PR or maximum working voltage
Ohmic Range (Ω) and Tolerance
0.5%
1%
2%
5%
100 - 100 K 100 - 100 K
100 - 100 K
-
30.1 - 499 K 49.9 - 499 K
100 - 100 K
1 - 1M
10 - 1 M
51.1 - 100 K
1 - 10 M
1 - 22 M
30.1 - 499 K 30.1 - 499 K
-
100 - 100 K
1-1M
10 - 1 M
1 - 2.15 M
1 - 2.2 M
100 - 100 K
-
-
-
10 - 1 M
1 - 2.2 M
1 - 5.11 M
1.1 M - 10 M
1 - 10 M 5.6 - 10 M 1 - 10 M
30.1 - 294 K
49.9 - 1 M
-
1 - 1M
30.1 - 1 M
10 - 1 M
1 - 10 M
1 - 10 M
49.9 - 499 K
-
100 - 100 K
1 - 4.99 M
10 - 1 M
1 - 10 M
1 - 10 M
-
-
-
-
10 - 470 K
10 - 470 K
10 - 1 M
1-1M
1-1M
-
-
-
-
10 - 1 M
10 - 1 M
0.1%
0.25%
Performance Characteristics
Test
Insulation Resistance
Voltage Proof / DWV
Short Time Overload
JIS C5201-1, IEC60115-1, 4.13
Resistance to Solder Heat
JIS C5201-1, IEC60115-1, 4.18
Rapid Change of Temperature
JIS C5201-1, IEC60115-1, 4.19
Endurance at 70
°C
JIS C5201-1, IEC60115-1, 4.25.1
Robustness of Terminations
JIS C5201-1, IEC60115-1, 4.16
Damp Heat (Steady state)
JIS C5201-1, IEC60115-1, 4.24
Operating temperature range is -55 ºC to +155 ºC
Test Method
JIS C5201-1, IEC60115-1, 4.6
Typical Results
≥ 1000 MΩ
RNF16 / RNMF14: 300
RNF14 / RNMF12: 500
RNF12 / RNF1: 700
<
±
0.1%
<
±
0.1%
< ± 0.05%
< ± 0.15%
< ± 0.10%
< ± 0.10%
Test Limits
≥ 1000 MΩ
≤ ± (0.5% + 0.05 Ω)
No mechanical damage
± (0.25% + 0.05
Ω)
≤ ± (0.3% + 0.05 Ω)
≤ ± (0.35% + 0.05 Ω)
≤±
(1.0% + 0.05
Ω)
≤ ± (0.2% + 0.05 Ω)
≤ ±
(1.5% + 0.05
Ω)
Rev Date: 05/11/2020
This specification may be changed at any time without prior notice
Please confirm technical specifications before you order and/or use.
1
www.seielect.com
marketing@seielect.com
Design and implementation of FIR filter based on DSP
[size=4]I. Abstract[/size] [size=4] Using DSP for FIR algorithm[/size] [size=4] [/size] [size=4]II. Experimental platform[/size] [size=4] Matlab7.1 + CCS3.1[/size] [size=4] [/size] [size=4]III. Experi...
Jacktang DSP and ARM Processors
【Transfer】Electronic Design Competition Process
[i=s]This post was last edited by paulhyde on 2014-9-15 09:06[/i] [size=4][color=blue]Pre-competition preparation:[/color] 1. Ability to work all night. 2. Ability to learn quickly. 3. Ability to coor...
open82977352 Electronics Design Contest
MCU Hardware Anti-interference Experience
2006-12-27 14:52:00 Source: China Power Grid  When developing electronic products with processors, how to improve anti-interference ability and electromagnetic compatibility? 1. The following systems ...
fighting Energy Infrastructure?
Use 1117 solar panels
A while ago, I bought a solar panel that can be fixed to a backpack and has a USB power output.Generally, solar power chips need to support MPPT function to improve efficiency, so I took it apart to s...
dcexpert Energy Infrastructure?
Implementation of asynchronous serial port.zip
...
至芯科技FPGA大牛 FPGA/CPLD
The impact of MUX in Quartus synthesis
When synthesizing a project, it always gets stuck at 46% of the progress. After checking for a long time, I finally found that it can pass the synthesis after merging a bunch of muxes, but I don’t und...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2896  290  2742  669  2536  59  6  56  14  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号