531NA103M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531NA103M000DG

531NA103M000DG: DescriptionLVDS Output Clock Oscillator, 103MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NA103M000DG Overview

LVDS Output Clock Oscillator, 103MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NA103M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	103 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Squelch Tuned Audio Switching/Mixing Circuit Diagram

Odd voltage doubler rectifier circuit b

DC-DC boost conversion circuit

Symmetrical voltage stabilizing circuit

LED flashing board for motorcycle tool box

6OXT(1.0) computer motherboard circuit diagram_25

Talking about FPGA engineers: Talking about FPGA engineers, I recently found that many engineers who are familiar with Altera or Xilinx are not very willing to accept other FPGAs and are not very interested in accepting new things...; 1ying Automotive Electronics

The fifth video: CC2538 TinyOS collection, step by step to implement your CoAP application based on 6lowpan: [i=s] 本帖最后由 dan158185 于 2015-11-30 11:58 编辑 [/i][color=#333333]视频: 第五部视频：CC2538之TinyOS合辑，一步一步实现你的基于6lowpan的CoAP应用（ROLL路由）[/color] [media=x,500,375]http://v.youku.com/v_show/id_XMTM5OTU4MDM0NA==.html?f...; dan158185 RF/Wirelessly

How to completely crack OrCAD16.2 PSpice: I installed Orcad16.2 last year. After successfully cracking it, PSpice can do DC, AC, transient analysis, and temperature analysis, but it cannot do parameter analysis and Monte-Carlo analysis. I beg...; HHY55 Embedded System

Worship: lonely stark developed Plants vs. Zombies alone: I just saw lonely stark finally made news, and posted some of her web version of PVZ code~~ The unknown doer was finally dug out... applause! It seems that reporters are still good at gossiping, haha....; 忘记了是你 Embedded System

STM32F103 project of LPS33HW: For the project written by @CCss131, stm32f103 reads lps33hw data and prints it through the serial port Created with STM32CubeMX, based on NUCLEO-F103RB I don't have this board, @CCss131 you try it, i...; littleshrimp MEMS sensors

A short C program with a problem!!: A very simple program, compiles correctly, but runs with an error: CXX0030: Error: expression cannot be evaluated #includetypedef enum { aaa, bbb, ccc }test; typedef struct { int month; int day; int y...; ydyzz Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components