LOW VOLTAGE DETECTOR
R3111x SERIES
OUTLINE
NO. EA-056-070403
The R3111 series are CMOS-based voltage detector ICs with high detector threshold accuracy and ultra-low
supply current, which can be operated at an extremely low voltage and is used for system reset as an example.
Each of these ICs consists of a voltage reference unit, a comparator, resistors for detector threshold setting,
an output driver and a hysteresis circuit. The detector threshold is fixed with high accuracy internally and does
not require any adjustment.
Three output types, Nch open drain type and CMOS type are available.
The R3111 Series are operable at a lower voltage than that for the RX5VL series, and can be driven by a
single battery.
Six types of packages, TO-92, SOT-89, SOT-23-3, SOT-23-5, SC-82AB, and SON1612-6 are available.
FEATURES
•
Ultra-low Supply Current ...................................................... Typ. 0.8µA (V
DD
=1.5V)
•
Wide Range of Operating Voltage........................................ 0.7V to 10.0V (Topt=25°C)
•
Detector Threshold ............................................................... Stepwise setting with a step of 0.1V in the range
of 0.9V to 6.0V is possible.
•
High Accuracy Detector Threshold.......................................
±2.0%
•
Low Temperature-Drift Coefficient of Detector Threshold .... Typ.
±100ppm/°C
•
Two Output Types ................................................................ Nch Open Drain and CMOS
•
Six Types of Packages ......................................................... TO-92, SOT-89(Mini-power Mold), SOT-23-3,
SOT-23-5 (Mini-mold), SC-82AB, SON1612-6
APPLICATIONS
•
•
•
•
•
•
CPU and Logic Circuit Reset
Battery Checker
Window Comparator
Wave Shaping Circuit
Battery Back-up Circuit
Power Failure Detector
1
R3111x
R3111XXX1B
?
@
B
Hysteresis(V
HYS
)
A
Released Voltage (+V
DET
)
Detector Threshold (-V
DET
)
Minimum Operating
Voltage (V
DDL
)
GND
Power Supply
(V
DD
)
A
Output Voltage
(V
OUT
)
Pull-up Voltage
t
PLH
GND
DEFINITION OF OUTPUT DELAY TIME
Output Delay Time t
PLH
/t
PHL
is defined as follows:
1. In the case of Nch Open Drain Output:(R3111XXXXA/B)
Under the condition of the output pin (OUT) is pulled up through a resistor of 470kΩ to 5V, the time interval
between the rising edge of V
DD
pulse from 0.7V to (+V
DET
)+ 2.0V and becoming of the output voltage to 2.5V.
2. In the case of CMOS Output:(R3111XXXXC)
The time interval between the rising edge of V
DD
pulse from 0.7V to (+V
DET
)+ 2.0V and becoming of the output
voltage to (V
DD
/
2) V.
+V
DET
+ 2.0V
Input Voltage
(V
DD
)
0.7V
GND
5.0V
Output Voltage
2.5V
+V
DET
+ 2.0V
Input Voltage
(V
DD
)
0.7V
GND
+V
DET
+2.0V
Output Voltage
+V
DET
+2.0V
2
GND
t
PHL
t
PLH
GND
t
PHL
t
PLH
Nch Open Drain Output(R3111XXXXA)
CMOS Output(R3111XXXXC)
3
R3111x
DET
+V
+2.0V
Input Voltage
(V )
DD
0.7V
GND
5.0V
Output
Voltage
2.5V
GN
tp
LH
tp
HL
Nch Open Drain Output (R3111XXXXB)
SELECTION GUIDE
The package type, the detector threshold, the output type and the taping type of R3111 Series can be
designated at the users’ request by specifying the part number as follows;
R3111xxxxx-xx
↑ ↑ ↑↑ ↑
a b cd e
Code
a
b
c
←Part
Number
Descriptions
Designation of Package Type;
E: TO-92
Q: SC-82AB
H: SOT-89
N: SOT-23-5 / SOT-23-3
D: SON1612-6
d
e
Setting Detector Threshold (−V
DET
);
Stepwise setting with a step of 0.1V in the range of 0.9V to 6.0V is possible.
Designation of Package Type
1: except SOT-23-3
2: SOT-23-3
Designation of Output Type;
A: Nch Open Drain(Output "L" at V
DD
=-Vdet)
B: Nch Open Drain(Output "H" at V
DD
=-Vdet)
C: CMOS (Output "L" at V
DD
=-Vdet)
Designation of Packing or Taping Type;
Ex.TO-92: TZ, SOT-89: T1, SOT-23-3, SOT-23-5, SC-82AB, SON1612-6: TR
prescribed as standard directions.
(Refer to Taping Specifications.) Antistatic bag for samples: C
4
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
