420-12.8M-5DD-TS-TR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 420-12.8M-5DD-TS-TR

420-12.8M-5DD-TS-TR: DescriptionHCMOS/TTL Output Clock Oscillator, 12.8MHz Nom, ROHS COMPLIANT, J-LEADED, PLASTIC, SMD, 4 PIN; CategoryPassive components oscillator; File Size145KB，3 Pages; ManufacturerOscilent; Websitehttp://www.oscilent.com; Environmental Compliance

Download Datasheet Parametric View All

420-12.8M-5DD-TS-TR Overview

HCMOS/TTL Output Clock Oscillator, 12.8MHz Nom, ROHS COMPLIANT, J-LEADED, PLASTIC, SMD, 4 PIN

420-12.8M-5DD-TS-TR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compli
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time	8 ns
Frequency Adjustment - Mechanical	NO
frequency stability	100%
Manufacturer's serial number	420
Installation features	SURFACE MOUNT
Nominal operating frequency	12.8 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	HCMOS/TTL
physical size	14.0mm x 9.8mm x 4.7mm
longest rise time	8 ns
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	60/40 %
Base Number Matches	1

Preview

Download Datasheet

View All

Oscilent Corporation | 420 Series Surface Mount Crystal Oscillator

Page 1 of 3

SMD Oscillators

Series Number

Package

Description

Last Modified

420

FEATURES

- Low Jitter

- Extended temperature range capabilities

- Tape and Reel

- Tri-State enable / disable

- 5V or 3.3V optional

- RoHs / Lead Free compliant

Plastic J-Lead

HCMOS / TTL Output

Jan. 01 2007

OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS

PARAMETERS

Output Logic

Input Voltage (VDD)

Frequency Range (f

)

Operating Temperature (T

OPR

)

Storage Temperature (T

STG

)

Frequency Stability

CONDITIONS

a+b+c+d

(a) Frequency Tolerance

(b) Temperature Stability

(d) Load Stability

Input Current (I

)

Aging

Rise Time (T

) / Fall Time (T

)

PIN 1 Tri-State

Output Voltage High "1" VOH

Output Voltage Low "0" VOL

Duty Cycle

Start-Up Time (T

)

Jitter (RMS)

@ 25°C

TTL Load

HCMOS Load

TTL Load

HCMOS Load

1~ 26 MHz

26 ~ 66.667 MHz

1.000 ~ 50.000 MHz

50.100 ~ 79.900 MHz

80.000 ~ 150.000 MHz

2.7 min.

0.4 max.

0.5 max.

50 ±10 (Std.) / 50 ±5 (Option)

4 max.

10 max.

±10 max.

±5 max.

±3 max.

CHARACTERISTICS

HCMOS / TTL Output

3.3 ±10%

1.0 ~ 150.000

0 ~ +70 Std. (Ext Temp Avail. See Table Below)

-55 ~ +125

±50, ±100 max. (Tighter Stability Avail.)

Inclusive of Overall Stability

Inclusive of Overall Stability (Operating Temperature)

Inclusive of Overall Stability (VDD ±10%)

Inclusive of Overall Stability (RL ±5%)

10 ~ 35 max.

±5 max.

8 max. (0.4V to 2.4V w/ TTL, 20% ~ 80% / HCMOS)

Option

2.4 min.

VDD-0.5 min.

23 ~ 50 max.

5.0 ±10%

UNITS

VDC

MHz

°C

ppm

ppm/Y

VDC

Recommended Resources

One of the circuits that uses thermistors to prevent relay contact competition

STK4151 II power amplifier circuit diagram

LAS6350 switching boost voltage regulator circuit diagram

Z37 radial drilling machine electrical schematic circuit

Increase gain 20dB preamplifier

Ten times rectifier circuit

High salary recruitment: automotive mold sales engineer: Requirements: 1. Develop new automotive customers, mainly foreign-funded and joint venture OEMs or OEMs, to improve the current situation of unsaturated orders and low utilization rate of the factory....; 解优人才网 Talking about work

SIGe HBT and the development of high-speed circuits: The DC and AC characteristics, noise characteristics, structure, manufacturing process, process related parasitic effects, SIGe HBT on SOI substrate, and its applications in high-speed circuits, inclu...; JasonYoo Analog electronics

State Problems of State Machines in RISC CPU Design: When designing a CPU using FPGA, the current state of the state machine consists of 8 clock cycles. Each clock cycle must complete a fixed operation. The second clock and the sixth clock are no operat...; 化羽成龙 FPGA/CPLD

A problem occurred when Cadence called the component: After placing a MOS tube in Cadence schematic editing, this error occurs. What is the reason? The library has been built....; eeleader FPGA/CPLD

Help: About the CAN bus of Freescale MC9S12XEP100: [color=#252525][size=14px]I need help, Freescale MC9S12XEP100 has two CAN bus interfaces. Are these two interfaces one input and one output? Or one high speed and one low speed? Or are they defined by...; 焱阳高照 MCU

UCOS enters HardFault_Handler due to stack problem: Using UCOS, it is found that the newly created task enters HardFault_Handler after running. It is very likely that the allocated stack is too small (simply put, the memory allocated to the task is too...; weizhongc stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components