EEWORLDEEWORLDEEWORLD

Part Number

Search

534CB000262BGR

Description
CMOS Output Clock Oscillator, 36.571429MHz Nom, ROHS COMPLIANT, SMD, 8 PIN
CategoryPassive components    oscillator   
File Size3MB,43 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

534CB000262BGR Overview

CMOS Output Clock Oscillator, 36.571429MHz Nom, ROHS COMPLIANT, SMD, 8 PIN

534CB000262BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresIT CAN ALSO OPERATE AT 32 MHZ, 27.428571 MHZ AND 22.857143 MHZ
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number534
Installation featuresSURFACE MOUNT
Nominal operating frequency36.571429 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si534
Q
U A D
F
R E Q U E N C Y
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Description
The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si534
is available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si534 uses one fixed crystal to
provide a wide range of output frequencies. This IC based approach allows
the crystal resonator to provide exceptional frequency stability and reliability.
In addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low jitter clocks in noisy environments
typically found in communication systems. The Si534 IC-based XO is factory
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, and temperature stability. Specific
configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
CLK–
CLK+
(LVDS/LVPECL/CML)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
FS[1]
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS[0]
(CMOS)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si534
Newbie reporting in. Beginner lm3s811
Hello seniors. I am a novice. I have played with mini2440 before, but it was only at the beginner stage. Now I just started to use lm3s811. I hope the veterans can give me more advice.Can you provide ...
heycare Microcontroller MCU
Who can I contact for quotes on the following types of items from ST?
AC-switch (is there a bidirectional one with a higher current? For example, 5A/220VAC) Bidirectional thyristor IGBT MOSFET In addition, I saw in the promotional materials that ST has a low-cost RTC, b...
ford5404 stm32/stm8
SCS2440 tutorial materials are free to view! Private collection!
The most complete SCS2440 tutorial materials in history! Share your private books with everyone!...
小小宇宙 ARM Technology
Problems encountered in learning timing constraints, please help
I have just started to learn the timing constraints of Altera FPGA. I followed an example of a privileged classmate, but the following problem occurred. Project code: module quest_test( clk,rst, led )...
dd987219 FPGA/CPLD
7 tips to prevent and treat computer skin
In the computer age, we are happy for the efficiency and convenience of work and life. However, when people are not fully aware of the precautions, computers have quietly harmed our skin - dry skin, c...
henryli2008 Talking
Renesas Electronics Low Power MCU Practical Manual Download Activity Link Unavailable
As the title says, today I went to the EEWORLD event page and clicked on the Renesas download. However, when I filled out the form and tried to download, the link kept failing and it said it could not...
okhxyyo Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 781  172  2711  1414  1522  16  4  55  29  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号