3.3 VOLT TIME SLOT INTERCHANGE
DIGITAL SWITCH
256 x 256
FEATURES:
•
•
•
•
•
•
•
•
IDT72V8980
•
•
256 x 256 channel non-blocking switch
Serial Telecom Bus Compatible (ST-BUS
®
)
8 RX inputs—32 channels at 64 Kbit/s per serial line
8 TX output—32 channels at 64 Kbit/s per serial line
Three-state serial outputs
Microprocessor Interface (8-bit data bus)
3.3V Power Supply
Available in 44-pin Plastic Leaded Chip Carrier (PLCC), 48-pin
Small Shrink Outline Package (SSOP), and 44-pin Plastic Quad
Flatpack (PQFP)
Operating Temperature Range -40°C to +85°C
°
°
3.3V I/O with 5V Tolerant Inputs
and output channels. Those 256 channels are divided into 8 serial inputs and
outputs, each of which consists of 32 channels (64 Kbit/s per channel) to form
a multiplexed 2.048 Mb/s stream.
FUNCTIONAL DESCRIPTION
A functional block diagram of the IDT72V8980 device is shown on below.
The serial ST-BUS
®
streams operate continuously at 2.048 Mb/s and are
arranged in 125µs wide frames each containing 32, 8-bit channels. Eight input
(RX0-7) and eight output (TX0-7) serial streams are provided in the
IDT72V8980 device allowing a complete 256 x 256 channel non-blocking
switch matrix to be constructed. The serial interface clock (C4i) for the device
is 4.096 MHz.
The received serial data is internally converted to a parallel format by the
on chip serial-to-parallel converters and stored sequentially in a 256-position
Data Memory. By using an internal counter that is reset by the input 8 KHz frame
pulse,
F0i,
the incoming serial data streams can be framed and sequentially
addressed.
DESCRIPTION:
The IDT72V8980 is a ST-BUS
®
compatible digital switch controlled by a
microprocessor. The IDT72V8980 can handle as many as 256, 64 Kbit/s input
FUNCTIONAL BLOCK DIAGRAM
C4i
F0i
V
CC
GND
RESET
(1)
ODE
RX0
RX1
RX2
RX3
RX4
RX5
RX6
RX7
Timing
Unit
TX0
Output MUX
Transmit
Serial Data
Streams
TX1
TX2
Receive
Serial Data
Streams
Data
Memory
Control Register
Connection
Memory
TX3
TX4
TX5
TX6
TX7
Microprocessor Interface
5705 drw01
DS
CS
R/W A0
DTA
D0/
A5/
D5
CCO
NOTE:
1. The
RESET
Input is only provided on the SSOP package.
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The ST-BUS
is a trademark of Mitel Corp.
February 25,
2003
AUGUST
2009
DSC-5705/5
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
IDT72V8980 3.3V Time Slot Interchange
Digital Switch 256 x 256
Commercial Temperature Range
PIN CONFIGURATION
DNC
(1)
DNC
(1)
DNC
(1)
DTA
CCO
DTA
CCO
RX2
RX1
RX0
ODE
TX0
TX1
INDEX
TX2
INDEX
44
43
42
41
40
39
38
37
36
35
44
43
42
RX3
RX4
RX5
RX6
RX7
V
CC
F0i
C4i
A
0
A
1
A
2
1
41
40
7
8
9
10
11
12
13
14
15
16
17
39
38
37
36
35
34
33
32
31
30
29
TX3
TX4
TX5
TX6
TX7
GND
D
0
D
1
D
2
D
3
D
4
RX3
RX4
RX5
RX6
RX7
V
CC
F0i
C4i
A
0
A
1
A
2
34
6
5
4
3
2
DNC
(1)
ODE
TX0
RX2
RX1
RX0
TX1
TX2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
33
32
31
30
29
28
27
26
25
24
23
TX3
TX4
TX5
TX6
TX7
GND
D
0
D
1
D
2
D
3
D
4
18
19
20
21
22
23
24
25
26
27
DNC
(1)
28
DNC
(1)
D
7
D
6
R/
W
DS
CS
D
5
A
3
A
4
A
5
5705 drw02
5705 drw03
DNC
(1)
A5
DS
R/
W
CS
D
7
D
6
D
5
A3
A4
PLCC: 0.05in. pitch, 0.65in. x 0.65in.
(J44-1, order code: J)
TOP VIEW
PQFP: 0.80mm pitch, 10mm x 10mm
(DB44-1, order code: DB)
TOP VIEW
GND
DTA
RX0
RX1
RX2
DNC
(1)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
5705 drw04
CCO
ODE
TX0
TX1
TX2
DNC
(1)
TX3
TX4
TX5
TX6
TX7
GND
V
CC
D
0
D
1
D
2
D
3
D
4
DNC
(1)
D
5
D
6
D
7
CS
GND
RX3
RX4
RX5
RX6
RX7
V
CC
RESET
(2)
F0i
C4i
A
0
A
1
A
2
DNC
(1)
A
3
A
4
A
5
DS
R/W
2
4
TOP VIEW
Package Type
SSOP: 0.025in. pitch, 0.625in. x 0.295in.
NOTES:
1. DNC - Do Not Connect
2. The
RESET
Input is only provided on the SSOP package.
Reference Identifier
SO48-1
Order Code
PV
2
DNC
(1)
IDT72V8980 3.3V Time Slot Interchange
Digital Switch 256 x 256
Commercial Temperature Range
PIN DESCRIPTIONS
SYMBOL
GND
V
CC
NAME
Ground.
V
CC
Data Acknowledgment
(Open Drain)
RX Input 0 to 7
Frame Pulse
Clock
Address 0 to 5
Data Strobe
Read/Write
Chip Select
Data Bus 0 to 7
TX Outputs 0 to 7
Output Drive Enable
Control Channel Output
Device Reset
(Schmitt Trigger Input)
I/O
DESCRIPTION
Ground Rail.
+3.3 Volt Power Supply.
This active LOW output indicates that a data bus transfer is complete. A pull-up resistor is required at this
output.
Serial data input streams. These streams have 32 channels at data rates of 2.048 Mb/s.
This input identifies frame synchronization signals formatted to ST-BUS
®
specifications.
4.096 MHz serial clock for shifting data in and out of the data streams.
These lines provide the address to IDT72V8980 internal registers.
This is the input for the active HIGH data strobe on the microprocessor interface. This input operates with
CS
to enable the internal read and write generation.
This input controls the direction of the data bus lines (D0-D7) during a microprocessor access.
Active LOW input enabling a microprocessor read or write of control register or internal memories.
These pins provide microprocessor access to data in the internal control register. Connection Memory HIGH,
Connection Memory LOW and data memory.
Serial data output streams. These streams are composed of 32, 64 Kbit/s channels at data rates of 2.048 Mb/s.
This is an output enable for the TX0-7 serial outputs. If this input is LOW, TX0-7 are high-impedance. If this is
HIGH, each channel may still be put into high-impedance by software control.
This output is a 2.048 Mb/s line which contains 256 bits per frame. The level of each bit is controlled by the
contents of the CCO bit in the Connection Memory HIGH locations.
This input (active LOW) puts the IDT72V8980 in its reset state that clears the device internal counters,
registers and brings TX0-7 and microport data outputs to a high-impedance state. The time constant for a
power up reset circuit must be a minimum of five times the rise time of the power supply. In normal operation,
the
RESET
pin must be held LOW for a minimum of 100ns to reset the device.
DTA
RX0-7
O
I
I
I
I
I
I
I
I/O
O
I
O
I
F0i
C4i
A0-A5
DS
R/W
CS
D0-D7
TX0-7
ODE
CCO
RESET
3
IDT72V8980 3.3V Time Slot Interchange
Digital Switch 256 x 256
Commercial Temperature Range
FUNCTIONAL DESCRIPTION (Cont'd)
Data to be output on the serial streams may come from two sources: Data
Memory or Connection Memory. The Connection Memory is 16 bits wide and
is split into two 8-bit blocks—Connection Memory HIGH and Connection
Memory LOW. Each location in Connection Memory is associated with a
particular channel in the output stream so as to provide a one-to-one correspon-
dence between the two memories. This correspondence allows for per channel
control for each TX output stream. In Processor Mode, data output on the TX
stream is taken from the Connect Memory Low and originates from the
microprocessor (Figure 2). Where as in Connection Mode (Figure 1), data is
read from Data Memory using the address in Connection Memory. Data
destined for a particular channel on the serial output stream is read during the
previous channel time slot to allow time for memory access and internal parallel-
to-serial conversion.
CONNECTION MODE
In Connection Mode, the addresses of input source for all output channels
are stored in the Connect Memory Low. The Connect Memory Low locations
are mapped to corresponding 8-bit x 32-channel output. The contents of the
Data Memory at the selected address are then transferred to the parallel-to-
serial converters. By having the output channel to specify the input channel
through the connect memory, input channels can be broadcast to several output
channels.
PROCESSOR MODE
In Processor Mode the CPU writes data to specific Connect Memory Low
locations which are to be output on the TX streams. The contents of the Connect
Memory Low are transferred to the parallel-to-serial converter one channel
before it is to be output and are transmitted each frame to the output until it is
changed by the CPU.
CONTROL
The Connect Memory High bits (Table 4) control the per-channel functions
available in the IDT72V8980. Output channels are selected into specific modes
such as: Processor Mode or Connection mode and Output Drivers Enabled
or in three-state condition. There is also one bit to control the state of the CCO
output pin.
OUTPUT DRIVE ENABLE (ODE)
The ODE pin is the master output control pin. If the ODE input is held LOW
all TDM outputs will be placed in high impedance regardless Connect Memory
High programming. However, if ODE is HIGH, the contents of Connect Memory
High control the output state on a per-channel basis.
DELAY THROUGH THE IDT72V8980
The transfer of information from the input serial streams to the output serial
streams results in a delay through the device. The delay through the IDT72V8980
device varies according to the combination of input and output streams and the
movement within the stream from channel to channel. Data received on an input
stream must first be stored in Data Memory before it is sent out.
As information enters the IDT72V8980 it must first pass through an internal
serial-to-parallel converter. Likewise, before data leaves the device, it must
pass through the internal parallel-to-serial converter. This data preparation has
an effect on the channel positioning in the frame immediately following the
incoming frame—mainly, data cannot leave in the same time slot, on in the time
slot immediately following. Therefore, information that is to be output in the same
channel position as the information is input, relative to the frame pulse, will be
output in the following frame. As well, information switched to the channel
immediately following the input channel will not be output in the time slot
immediately following but in the next timeslot allocated to the output channel, one
frame later.
Whether information can be output during a following timeslot after the
information entered the IDT72V8980 depends on which RX stream the channel
information enters on and which TX stream the information leaves on. This
situation is caused by the order in which input stream information is placed into
Data Memory and the order in which stream information is queued for output.
Table 1 shows the allowable input/output stream combinations for the minimum
2 channel delay.
SOFTWARE CONTROL
If the A5 address line input is LOW then the IDT72V8980 Internal Control
Register is addressed. If A5 input line is high, then the remaining address input
lines are used to select the 32 possible channels per input or output stream. The
address input lines and the Stream Address bits (STA) of the Control register
give the user the capability of selecting all positions of IDT72V8980 Data and
Connection memories. The IDT72V8980 memory mapping is illustrated in
Table 2 and Figure 3.
The data in the control register consists of Memory Select and Stream
Address bits, Split Memory and Processor Mode bits. In Split Memory mode (Bit
7 of the Control register) reads are from the Data Memory and writes are to the
Connect Memory as specified by the Memory Select Bits (Bits 4 and 3 of the
Control Register). The Memory Select bits allow the Connect Memory High or
LOW or the Data Memory to be chosen, and the Stream Address bits define
internal memory subsections corresponding to input or output streams.
The Processor Enable bit (bit 6) places EVERY output channel on every
output stream in Processor Mode; i.e., the contents of the Connect Memory LOW
(CML, see Table 5) are output on the TX output streams once every frame
unless the ODE input pin is LOW. If PE bit is HIGH, then the IDT72V8980
behaves as if bits 2 (Channel Source) and 0 (Output Enable) of every Connect
Memory High (CMH) locations were set to HIGH, regardless of the actual value.
If PE is LOW, then bit 2 and 0 of each Connect Memory High location operates
normally. In this case, if bit 2 of the CMH is HIGH, the associated TX output
channel is in Processor Mode. If bit 2 of the CMH is LOW, then the contents of
the CML define the source information (stream and channel) of the time slot that
is to be switched to an output.
RX
Receive
Serial Data
Streams
Data
Memory
Connection
Memory
Transmit
Serial Data
Streams
TX
Receive
Serial Data
Streams
Data
Memory
Connection
Memory
Transmit
Serial Data
Streams
TX
5705 drw06
5705 drw05
Microprocessor
Figure 1. Connection Mode
4
Figure 2. Processor Mode
IDT72V8980 3.3V Time Slot Interchange
Digital Switch 256 x 256
Commercial Temperature Range
If the ODE input pin is LOW, then all the serial outputs are high-impedance.
If ODE is HIGH, then bit 0 (Output Enable) of the CMH location enables (if HIGH)
or disables (if LOW) the output stream and channel.
The contents of bit 1 (CCO) of each Connection Memory High Location (see
Table 4) is output on CCO pin once every frame. The CCO pin is a 2.048 Mb/s
output, which carries 256 bits. If CCO bit is set HIGH, the corresponding bit on
CCO output is transmitted HIGH. If CCO is LOW, the corresponding bit on the
CCO output is transmitted in LOW. The contents of the 256 CCO bits of the CMH
are transmitted sequentially on to the CCO output pin and are synchronous to
the TX streams. To allow for delay in any external control circuitry the contents
of the CCO bit is output one channel before the corresponding channel on the
TX streams. For example, the contents of CCO bit in position 0 (corresponding
to TX0, CH0) is transmitted synchronously with the TX channel 31, bit 7. Bit 1's
of CMH for channel 1 of streams 0-7 are output synchronously with TX channel
0 bits 7-0.
INITIALIZATION OF THE IDT72V8980
On initialization or power up, the contents of the Connection Memory High
can be in any state. This is a potentially hazardous condition when multiple TX
outputs are tied together to form matrices. The ODE pin should be held low on
power up to keep all outputs in the high impedance condition until the contents
of the CMH are programmed.
During the microprocessor initialization routine, the microprocessor should
program the desired active paths through the matrices, and put all other channels
into the high impedance state. Care should be taken that no two connected TX
outputs drive the bus simultaneously. With the CMH setup, the microprocessor
controlling the matrices can bring the ODE signal high to relinquish high
impedance state control to the Connection Memory High bits outputs.
RESET
The reset pin is designed to be used with board reset circuitry. During reset
the TX serial streams will be put into high-impedance and the state of internal
registers and counters will be reset. As the connection memory can be in any
state after a power up, the ODE pin should be used to hold the TX streams in
high-impedance until the per-channel output enable control in the connection
memory high is appropriately programmed. The main difference between ODE
and reset is, reset alters the state of the registers and counters where as ODE
controls only the high-impedance state of the TX streams.
RESET
input is only
provided on the SSOP package.
TABLE 1 — INPUT STREAM TO OUTPUT TABLE 2 — ADDRESS MAPPING
STREAM COMBINATIONS THAT CAN
A5 A4 A3 A2 A1 A0 HEX ADDRESS
LOCATION
PROVIDE THE MINIMUM 2-CHANNEL
0 X X X X X
00-1F
Control Register
(1)
DELAY
1 0 0 0 0 0
20
Channel 0
(2)
Input
0
1
2
3
4
5
6
7
Output Stream
1,2,3,4,5,6,7
3,4,5,6,7
5,6,7
7
1,2,3,4,5,6,7
3,4,5,6,7
5,6,7
7
Control Register
CR
b
7
CR
b
6
CR
b
5
1
•
•
•
0
•
•
•
0
•
•
•
0
•
•
•
0
•
•
•
1
•
•
•
21
•
•
•
Channel 1
(2)
•
•
•
1
1
1
1
1
1
3F
Channel 31
(2)
NOTES:
1. Writing to the Control Register is the only fast transaction.
2. Memory and stream are specified by the contents of the Control Register.
CR
b
4
CR
b
3
CR
b
2
CR
b
1
CR
b
0
The Control Register is only accessed when A5=0.
All other address bits have no effect when A5=0.
When A5 =1, only 32 bytes are randomly accessable
via A0-A4 at any one instant. Which 32 bytes are
accessed is determined by the state of CRb0 -CRb4.
The 32 bytes correlate to 32 channel of one ST-BUS
stream.
CR
b
4
0
1
1
CR
b
3
1
0
1
Connection Memory High
Connection Memory Low
Data Memory
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 31
Channel 31
Channel 31
Channel 31
Channel 31
Channel 31
Channel 31
Channel 31
CR
b
2
0
0
0
0
1
1
1
1
CR
b
1
0
0
1
1
0
0
1
1
CR
b
0 Stream
0
0
1
1
2
0
1
3
0
4
1
5
0
6
7
1
100000
100001
100010
111111
External Address Bits
A5-A0
5705 drw07
Figure 3. Address Mapping
5
京公网安备 11010802033920号
EEWORLD
