EEWORLDEEWORLDEEWORLD

Part Number

Search

GS882Z36B-66IT

Description
ZBT SRAM, 256KX36, 18ns, CMOS, PBGA119, PLASTIC, BGA-119
Categorystorage    storage   
File Size803KB,34 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS882Z36B-66IT Overview

ZBT SRAM, 256KX36, 18ns, CMOS, PBGA119, PLASTIC, BGA-119

GS882Z36B-66IT Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerGSI Technology
Parts packaging codeBGA
package instructionBGA, BGA119,7X17,50
Contacts119
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time18 ns
Other featuresFLOW-THROUGH OR PIPELINED ARCHITECTURE
I/O typeCOMMON
JESD-30 codeR-PBGA-B119
JESD-609 codee0
length22 mm
memory density9437184 bit
Memory IC TypeZBT SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA119,7X17,50
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum seat height2.4 mm
Maximum standby current0.04 A
Minimum standby current3.14 V
Maximum slew rate0.18 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
Preliminary
GS882Z18/36B-11/100/80/66
119-Bump BGA
Commercial Temp
Industrial Temp
Features
• 512K x 18 and 256K x 36 configurations
• User-configurable Pipelined and Flow Through mode
• NBT (No Bus Turn Around) functionality allows zero wait
• Read-Write-Read bus utilization
• Fully pin-compatible with both pipelined and flow through
NtRAM™, NoBL™ and ZBT™ SRAMs
• IEEE 1149.1 JTAG-compatible Boundary Scan
• On-chip write parity checking; even or odd selectable
• ZQ mode pin for user selectable high/low output drive
strength.
• x16/x32 mode with on-chip parity encoding and error
detection
• Pin-compatible with 2M, 4M and 16M devices
• 3.3 V +10%/–5% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleave Burst mode
• Byte write operation (9-bit Bytes)
• 3 chip enable signals for easy depth expansion
• Clock Control, registered, address, data, and control
• ZZ Pin for automatic power-down
• JEDEC-standard 119-Bump BGA package
-11
Pipeline
3-1-1-1
Flow Through
2-1-1-1
t
Cycle
t
KQ
I
DD
t
KQ
t
Cycle
I
DD
10 ns
4.5 ns
210 mA
11 ns
15 ns
150 mA
-100
10 ns
4.5 ns
210 mA
12 ns
15 ns
150 mA
-80
12.5 ns
4.8 ns
190 mA
14 ns
15 ns
130 mA
-66
15 ns
5 ns
170 mA
18 ns
20 ns
130 mA
8Mb Pipelined and Flow Through
100 MHz–66 MHz
3.3 V V
DD
Synchronous NBT SRAMs
2.5 V and 3.3 V V
DDQ
Functional Description
The GS882Z818/36B is an 8Mbit Synchronous Static SRAM.
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other
pipelined read/double late write or flow through read/single
late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS882Z818/36B may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, in addition to the rising-edge-
triggered registers that capture input signals, the device
incorporates a rising-edge-triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge-triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS882Z818/36B is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
Standard 119-bump BGA package.
Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles
Clock
Address
Read/Write
A
R
B
W
Q
A
C
R
D
B
Q
A
D
W
Q
C
D
B
E
R
D
D
Q
C
F
W
Q
E
D
D
Q
E
Flow Through
Data I/O
Pipelined
Data I/O
Rev: 1.15 6/2001
1/34
© 1998, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
NoBL is a trademark of Cypress Semiconductor Corp.. NtRAM is a trademark of Samsung Electronics Co.. ZBT is a trademark of Integrated Device Technology, Inc.
Vishay's automotive-grade power devices are launching a gift-giving event for watching videos
Watch the video [b][url=https://www.eeworld.com.cn/Vishay/2014/0402/v/down_966.html]"Vishay Automotive Power Devices Design and Application Trends"[/url][/b], ask questions of interest, and you can pa...
hi5 Automotive Electronics
Bluetooth: Rapid development in mobile phones, and further improvement in user awareness
In-Stat reports: Due to the rapid rise of Bluetooth chips in mobile phones , the shipment of Bluetooth chips is also growing. The increase in shipment of Bluetooth chips also leads to a decrease in ch...
JasonYoo RF/Wirelessly
Working principle of transistor
As a commonly used device, the crystal triode is an important cornerstone of the modern electronic world. However, there are great problems in the description of its working principle in traditional t...
linda_xia Analog electronics
ADS1282 Issues
[i=s] This post was last edited by dontium on 2015-1-23 13:27 [/i] I would like to ask all the experts about the initialization of ADS1282: After I configured ADS1282, I read the registers to verify t...
gaofeng007 Analogue and Mixed Signal
[Wuhan Huaqian] How are buses, devices, and drivers related in Linux?
[align=center]Author: Wuhan Huaqian Technology Department[/align][align=center][font=Times New Roman] [/font][/align][align=left]For Linux driver development, the understanding of the device model is ...
武汉linux Embedded System
Brand new REAL210 and various books for sale at low prices
[b]Transferring brand new books and development boards at the lowest price[/b][color=rgb(0, 0, 0)][font=Helvetica, Arial, sans-serif][size=14px][backcolor=rgb(238, 238, 238)][size=12px]The pictures sp...
hangzhoucainiao Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1070  2004  2726  2594  1401  22  41  55  53  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号