BUS-61553-88Y datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BUS-61553-88Y

BUS-61553-88Y: DescriptionMicro Peripheral IC; CategoryThe embedded processor and controller Microcontrollers and processors; File Size50KB，4 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-61553-88Y Overview

Micro Peripheral IC

BUS-61553-88Y Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
package instruction	,
Reach Compliance Code	unknown

Preview

Download Datasheet

View All

BUS-61553

MIL-STD-1553 ADVANCED INTEGRATED

MUX (AIM ) HYBRID

ALSO

SEE

IDE

R’S GU

USE

DESCRIPTION

DDC’s

BUS-61553

Advanced

Integrated Mux (AIM) Hybrid is a

complete

MIL-STD-1553

Bus

Controller (BC), Remote Terminal

Unit (RTU), and Bus Monitor (MT)

device. Packaged in a single 78-pin

DIP package, the BUS-61553 con-

tains dual low-power transceivers,

complete BC/RT/MT protocol logic, a

MIL-STD-1553-to-host interface unit

and 8K x 16 RAM.

Using an industry standard dual

transceiver and standard status and

control signals, the BUS-61553 sim-

plifies system integration at both the

MIL-STD-1553 and host processor

interface levels.

All 1553 operations are controlled

through the CPU access to the

shared 8K x 16 RAM. To ensure

maximum design flexibility, memory

control lines are provided for attach-

ing external RAM to the BUS-61553

address and data buses and for dis-

abling internal memory; the total

combined memory space can be

expanded to 64K x 16. All 1553 trans-

fers are entirely memory-mapped;

thus the CPU interface requires

minimal hardware and/or software

support.

The BUS-61553 operates over the

full military -55°C to +125°C temper-

ature range. Available screened to

MIL-PRF-38534, the BUS-61553 is

ideal for demanding military and

industrial microprocessor-to-1553

interface applications.

FEATURES

• Fully Intergrated Terminal

Including:

–Dual Transceiver

–BC/RT/MT Protocol

–Memory Management Unit

–Processor lnterface Logic

–8K x 16 RAM

• CMOS and Bipolar Technologies

• Internal Interrupt Status and Time

Tag Registers

• High Reliability

• 883B Processing Available

BUS-25679

DATA

BUS A

TRANSCEIVER A

TX INH

CONTENTION

RESOLVER

INTERRUPT

GENERATOR

CLOCK IN

CHANNEL A

ENCODER/

DECODER

MEMORY

TIMING

CPU

TIMING

MSTRCLR

SELECT

STRBD

READYD

RD/WR

MEM/REG

EXTEN

EXTLD

INT

TRANSFORMER A

768

µs

TIME OUT

PROTOCOL

CONTROLLER

A15-A00

BUS-25679

DATA

BUS B

TX INH

TRANSCEIVER B

D15-D00

TRANSFORMER B

CHANNEL B

ENCODER/

DECODER

8K x 16

SHARED RAM

PARITY

CHECKER

RT ADDR

RTAD0

RTAD1

RTAD2

RTAD3

RTAD4

RTAD P

RTPARERR

RAM

FIGURE 1. BU-61553 BLOCK DIAGRAM

Recommended Resources

Fixed three-terminal voltage stabilization application circuit 02

PWM inverter and UPS circuit composed of CW3524

Digital circuits operating using light-emitting light-emitting elements

Ultra-low power transceiver network circuit with RS485 performance

614-C2(5kVA) AC voltage regulator

Clever use of KD-28 to make light-controlled toy cars

Play games and experience Yidian Power to share your achievements and experience: Oh, first upload the picture, and try to get the kit. By the way, when will the results be released? I have used some analog chips from TI in the design, but the quantity and variety are limited due t...; 瑞华力源 Analogue and Mixed Signal

Comparison of various soft-core processors: [align=left]The following content is excerpted from Bubujingxin - Analysis of the Internal Design of Soft-core Processors[/align][align=left]1. OR1200[/align][align=left]OR1200 comes from the OpenRISC...; 白丁 FPGA/CPLD

MicroPython Retro Gaming on Wio: A little retro airplane-like game created with ArduPy/MicroPython for the Wio terminal.https://github.com/marekl123/invasion-ardupy-game/...; dcexpert MicroPython Open Source section

Why does the actual throughput of zynq not exceed 10Mbps after configuring 100M Ethernet?: I use zynq-7000's EMIO to connect to 10M/100M RMII PHY. When I use the TCP Echo Server routine to connect to a computer or router, it will automatically adapt to 10M. After setting it to a fixed 100M ...; littleshrimp FPGA/CPLD

The system time set in CE6.0 is lost after restart?: I changed the current system time in the CE6.0 control panel. The time can be retained after ARM RESET, but the time cannot be retained after the system is powered off and restarted. The registry is H...; slf1986 Embedded System

MicroPython simple task scheduler: MicroPython simple task scheduler is mainly used in some tasks that need to be executed periodically. You can define multiple different tasks, each with a different period.MicroPython simple task sche...; dcexpert MicroPython Open Source section

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components