EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9653501VCC

Description
D Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
Categorylogic    logic   
File Size233KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962F9653501VCC Overview

D Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

5962F9653501VCC Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDIP,
Reach Compliance Codeunknown
seriesACT
JESD-30 codeR-CDIP-T14
JESD-609 codee4
Logic integrated circuit typeD FLIP-FLOP
Number of digits1
Number of functions2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)21 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose300k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
Standard Products
UT54ACS74/UT54ACTS74
Dual D Flip-Flops with Clear & Preset
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS74 - SMD 5962-96534
UT54ACTS74 - SMD 5962-96535
DESCRIPTION
The UT54ACS74 and the UT54ACTS74 contain two indepen-
dent D-type positive triggered flip-flops. A low level at the
Preset or Clear inputs sets or resets the outputs regardless of the
levels of the other inputs. When Preset and Clear are inactive
(high), data at the D input meeting the setup time requirement
is transferred to the outputs on the positive-going edge of the
clock pulse. Following the hold time interval, data at the D
input may be changed without affecting the levels at the outputs.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
PRE
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
L
D
X
X
X
H
L
X
OUTPUT
Q
H
L
H
1
PINOUTS
14-Pin DIP
Top View
CLR1
D1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
CLR2
D2
CLK2
PRE2
Q2
Q2
14-Lead Flatpack
Top View
CLR1
D1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
CLR2
D2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
PRE1
CLK1
D1
CLR1
PRE2
CLK2
D2
CLR2
(4)
(3)
(2)
(1)
(10)
(11)
(12)
(13)
(9)
(8)
Q2
Q2
S
C1
D1
R
(5)
(6)
Q1
Q1
Q
L
H
H
L
H
Q
o
1
H
L
Q
o
Note:
1. The output levels in this configuration are not guaranteed to meet the minimum
levels for V
OH
if the lows at preset and clear are near V
IL
maximum. In
addition, this configuration is nonstable; that is, it will not persist when either
preset or clear returns to its inactive (high) level.
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
1
Why do the specified minimum and maximum gain errors of an ADC differ so much?
[i=s]This post was last edited by Jacktang on 2018-10-6 10:46[/i] [align=left][size=4][font=Verdana][color=#000] Gain is generally not a critical specification when selecting a high speed ADC for a pa...
Jacktang Analogue and Mixed Signal
NXP MKL26 error when downloading during debugging..
1,这是用codewarrior 时debugg 时出错: Starting 3rd party flash programming... INF: Jlink: CPU could not be haltedINF: Jlink: CPU could not be haltedINF: Jlink: Timeout while checking target RAM, core does not...
samhuang8204 ARM Technology
8*8 dot matrix display has ghosting phenomenon, please help to modify the program
I am a novice. P1 is a column and P2 is a row. Please help me modify it, thank you! The program is as follows: #includeunsigned char code tab[]={0xfe,0xfd,0xfb,0xf7,0xef,0xdf,0xbf,0x7f}; unsigned char...
ajlf67 MCU
Problems with installing wince5.0
I just installed wince5.0. When I opened platform builder 5.0, two prompt boxes popped up, one was: No primary processors are available. The build system will be disabled, It is likely that a build sy...
yll2008wd Embedded System
Live Q&A Record: High Efficiency and Small Size Bidirectional DC-DC Converter Design, March 30, 2017
[font=微软雅黑][size=3]Live broadcast date: March 30, 2017 Topic: High-efficiency and small-size bidirectional DC-DC converter design Replay: [url=https://training.eeworld.com.cn/TI/video/9142]https://tra...
EE大学堂 TI Technology Forum
When will RT-Thread release an updated programming guide?
The introduction to version 0.3 is a bit general. When will a more detailed explanation be available?...
houfire007 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1034  677  747  2103  421  21  14  16  43  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号