71V25781YS166BG datasheet, PDF

Datasheet> All Categories > storage> storage> 71V25781YS166BG

71V25781YS166BG: DescriptionCache SRAM, 256KX18, 3.5ns, CMOS, PBGA119, BGA-119; Categorystorage storage; File Size628KB，22 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

71V25781YS166BG Overview

Cache SRAM, 256KX18, 3.5ns, CMOS, PBGA119, BGA-119

71V25781YS166BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	BGA, BGA119,7X17,50
Contacts	119
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.A
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	2.5,3.3 V
Certification status	Not Qualified
Maximum seat height	2.36 mm
Maximum standby current	0.03 A
Minimum standby current	3.14 V
Maximum slew rate	0.32 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	20
width	14 mm

Preview

Download Datasheet

View All

128K X 36, 256K X 18

3.3V Synchronous SRAMs

2.5V I/O, Pipelined Outputs,

Burst Counter, Single Cycle Deselect

◆

IDT71V25761S

IDT71V25781S

IDT71V25761SA

IDT71V25781SA

Features

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial:

– 200MHz 3.1ns clock access time

Commercial and Industrial:

– 183MHz 3.3ns clock access time

– 166MHz 3.5ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

Compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Description

The IDT71V25761/781 are high-speed SRAMs organized as 128K

x 36/256K x 18. The IDT71V25761/781 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V25761/718 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V25761/781 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5297 tbl 01

◆

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V25781.

MARCH

2009

DSC-5297/03

Recommended Resources

Photoelectric stabilized power supply circuit

DC relay delayed release circuit 2a

One of the lighting sound and light control switch circuits

integrated circuit flasher circuit

Rapid heart rate monitor

M50110P/Ap/BP/CP (VCR, TV and audio equipment) 30-function infrared remote control transmitter circuit

EEWORLD University ---- Introduction to the Internet of Things: Introduction to the Internet of Things : https://training.eeworld.com.cn/course/4182The purpose of this course is to enable students to fully understand the various technologies and applications relat...; 老白菜 Test/Measurement

Implement two functions at the same time: A small program, the two sub-functions are to control the running light and make the motor rotate. I want to realize the two functions at the same time. When it is downloaded to the microcontroller, t...; 键佳蕾 MCU

MSP430F5438A spi routine: An spi example of MSP430F5438A from TI. The following is the msater program. #define SPICLK 500000 unsigned char transmitData = 0x00, receiveData = 0x00; unsigned short returnValue = 0x00; void main (...; 最聪明的笨蛋 Microcontroller MCU

Experts, please take a look. I am currently designing a driver for a network port chip. However, after debugging, I found that it can only send data, but the receiving end cannot receive data. What is the reason?: I am currently adjusting the DM9000 Fast Ethernet port chip. According to the hardware manual, I wrote the driver. However, after installing it on the board, I found that I can only send data but not ...; guoguoguo Embedded System

[Help] Fatal Error[Pe005]: could not open source file "math.h" Waiting online~~~: The program has an error during compilation:Fatal Error[Pe005]: could not open source file "math.h".What is the reason? How should I fix it? ? ?Waiting for the answer online*^6^*...; yaschiro Microcontroller MCU

LPC1768 clock problem, I asked many people, but still couldn't figure it out: The register setting of Timer 0 is as follows: T0MR0 = ((12000000 * 8) / 4) / 260000 I don't quite understand how long this timing is. I looked at the information and books and it says this: LPC_TIM0-...; yunhai14 ARM Technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components